- 您现在的位置：买卖IC网 > PDF目录11834 > XR88C681P/40-F (Exar Corporation)IC UART CMOS DUAL 40PDIP PDF资料下载
参数资料
| 型号： | XR88C681P/40-F |
| 厂商： | Exar Corporation |
| 文件页数： | 57/101页 |
| 文件大小： | 0K |
| 描述： | IC UART CMOS DUAL 40PDIP |
| 标准包装： | 9 |
| 特点： | * |
| 通道数： | 2，DUART |
| FIFO's： | 1 字节，3 字节 |
| 电源电压： | 4.75 V ~ 5.25 V |
| 带并行端口： | 是 |
| 带CMOS： | 是 |
| 安装类型： | 通孔 |
| 封装/外壳： | 40-DIP（0.600"，15.24mm） |
| 供应商设备封装： | 40-PDIP |
| 包装： | 管件 |
| 其它名称： | 1016-1640 XR88C681P/40-F-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页当前第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页
XR88C681
59
Rev. 2.11
In general the bit-error-rate, for this “uncorrected” system
is a function of the timing differences between the TX and
RX local clock signals. However, in order to correct for
Receiver Drift and to minimize the BER during serial data
transmission, many UARTs in the market place, employ
Receiver Oversampling of the START bit. When this
feature is employed, the Receiver, upon detection of the
START bit, will begin oversampling this START bit by
some integer factor. Typically, for most present day
UARTs, this over-sample factor is 16. (The XR88C681
device also accommodates 16X receiver oversampling of
the START bit). Therefore, in these devices, when the
Receiver detects the occurrence of a START bit, it (the
Receiver) will begin oversampling this START bit by a
factor of 16. However, after 7 16X clock periods has
elapsed, the receiver will assume this point (within the
START bit) to be the mid point of the bit period, and will
cease oversampling of the START bit and of the
subsequent data. From this point, through the end of the
character, the Receiver will sample the serial data stream
at the 1X rate. Stated another way, once the Receiver has
reached, what it believes to be the mid-point of the START
bit, the receiver will, from that point, begin sampling the
serial data at 1-bit period interval (see
Figure 32). After
the Receiver has received the STOP bit, it will await the
occurrence of the START bit. Once the START bit has
been detected, this oversampling procedure is repeated.
7- 16X clock
periods
Chosen as
the Midpoint
of the Bit
1 Bit Period
Figure 32. The Typical Sampling Pattern of Each Receiver Within the XR88C681 Device.
相关PDF资料 |
PDF描述 |
|---|---|
| MS27472T16B8PA | CONN RCPT 8POS WALL MT W/PINS |
| MS27473E12F8PA | CONN PLUG 8POS STRAIGHT W/PINS |
| VI-JWH-IW-F3 | CONVERTER MOD DC/DC 52V 100W |
| VI-JWH-IW-F2 | CONVERTER MOD DC/DC 52V 100W |
| VI-JWH-IW-F1 | CONVERTER MOD DC/DC 52V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XR88C681XR101524CNN | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| XR88C681XR101524M | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| XR88C681XR101524N | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| XR88C681XR101528CJJ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| XR88C681XR101528CNN | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
发布紧急采购，3分钟左右您将得到回复。