参数资料
型号: XR88C681P/40-F
厂商: Exar Corporation
文件页数: 36/101页
文件大小: 0K
描述: IC UART CMOS DUAL 40PDIP
标准包装: 9
特点: *
通道数: 2,DUART
FIFO's: 1 字节,3 字节
电源电压: 4.75 V ~ 5.25 V
带并行端口:
带CMOS:
安装类型: 通孔
封装/外壳: 40-DIP(0.600",15.24mm)
供应商设备封装: 40-PDIP
包装: 管件
其它名称: 1016-1640
XR88C681P/40-F-ND
XR88C681
4
Rev. 2.11
PIN DESCRIPTION
44 PLCC
40 PDIP,
CDIP
28 PDIP
Symbol
Type
Description
1
NC
No Connection.
2
1
A0
I
LSB of Address Input.
This input, along with Address Inputs,
A1 - A3 are used to select certain registers within the DUART
device, during READ and WRITE operations with the CPU.
3
2
IP3
(TXCA - I)
(RXCA - Z)
I
Input Port 3.
General Purpose Input - When the DUART is
operating in the I-mode, this input can also be used as the
external clock input for the Channel A Transmitter (TXCA).
When the DUART is operating in the Z-Mode, this input can
be used as the external clock input for the Channel A Receiv-
er (RXCA).
4
3
2
A1
I
Address Input.
5
4
IP1
(-CTSB)
I
Input Port 1.
General Purpose Input - This input can also be
used as the Active Low, “Channel B Clear to Send” input.
(-CTSB)
6
5
3
A2
I
Address Input.
7
6
4
A3
I
MSB of Address Input.
This input, along with Address In-
puts, A0 - A2 are used to select certain registers within the
DUART device, during READ and WRITE operations with the
CPU.
8
7
IP0
(-CTSA)
I
Input 0.
General Purpose Input - This input can also be used
as the active-low, “Channel A Clear-to-Send” input. (-CTSA)
9
8
5
-WR
I
Write Strobe (Active-Low).
A “low” on this input while -CS is
also “low” writes the contents of the Data Bus into the ad-
dressed register, within the DUART. The transfer occurs on
the rising edge of -WR.
10
9
6
-RD
I
Read Strobe (Active Low).
A “low” on this input while -CS is
also “low” places the contents of the addressed DUART regis-
ter, on the data bus.
11
10
7
RXDB
I
Receive Serial Data Input (Channel B).
The least significant
bit of the character is received first. If external receiver clock,
RXCB, is specified, the data is sampled on the rising edge of
this clock.
12
NC
No Connect.
13
11
8
TXDB
O
Transmitter Serial Data Output (Channel B).
The least sig-
nificant bit of the character is transmitted first. This output is
held in the high (marking state) when the transmitter is idle,
disabled, or when the channel is operating in the local LOOP-
BACK mode. If an external transmitter clock is specified,
TXCB, the transmitted data is shifted out of the TSR (Trans-
mitter Shift Register) on the falling the edge of this clock.
相关PDF资料
PDF描述
MS27472T16B8PA CONN RCPT 8POS WALL MT W/PINS
MS27473E12F8PA CONN PLUG 8POS STRAIGHT W/PINS
VI-JWH-IW-F3 CONVERTER MOD DC/DC 52V 100W
VI-JWH-IW-F2 CONVERTER MOD DC/DC 52V 100W
VI-JWH-IW-F1 CONVERTER MOD DC/DC 52V 100W
相关代理商/技术参数
参数描述
XR88C681XR101524CNN 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC
XR88C681XR101524M 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC
XR88C681XR101524N 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC
XR88C681XR101528CJJ 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC
XR88C681XR101528CNN 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC