- 您现在的位置：买卖IC网 > PDF目录11834 > XR88C681P/40-F (Exar Corporation)IC UART CMOS DUAL 40PDIP PDF资料下载
参数资料
| 型号： | XR88C681P/40-F |
| 厂商： | Exar Corporation |
| 文件页数： | 35/101页 |
| 文件大小： | 0K |
| 描述： | IC UART CMOS DUAL 40PDIP |
| 标准包装： | 9 |
| 特点： | * |
| 通道数： | 2，DUART |
| FIFO's： | 1 字节，3 字节 |
| 电源电压： | 4.75 V ~ 5.25 V |
| 带并行端口： | 是 |
| 带CMOS： | 是 |
| 安装类型： | 通孔 |
| 封装/外壳： | 40-DIP（0.600"，15.24mm） |
| 供应商设备封装： | 40-PDIP |
| 包装： | 管件 |
| 其它名称： | 1016-1640 XR88C681P/40-F-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页当前第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页
XR88C681
39
Rev. 2.11
-R/W
-WR
E clock
-RD
-RESET
RESET
Figure 14. Glue Logic Circuitry Required to Interface the MC68HC11 C to the XR88C681 DUART
C.6.1.5 Z-80 CPU
The Z-80 CPU can be interfaced to a DUART operating in
the I-Mode, if it (the CPU) is operating in Interrupt Modes 0
or 1. However, for the sake of “process or continuity”, the
details associated with the Z-80 CPU will be presented in
Section C.6.2.1.
C.6.2 Z-Mode Interrupt Servicing
The DUART will be in the I-Mode following power up or a
hardware reset of the IC. The user must invoke the “Set
Z-Mode” command (see
Table 3), in order to command
the DUART into the Z-Mode.
In general, a CPU
interfacing to a DUART operating in the Z-Mode will
function as follows during interrupt servicing.
If the DUART requests interrupt servicing from the CPU, it
will assert the -INTR pin (e.g., toggle “low”). Once the
CPU has detected the interrupt request, it will issue an
IACK (Interrupt Acknowledge) signal back to the DUART.
When the CPU sends the IACK signal to the DUART it is
informing the DUART that its interrupt request is about to
be served. When the DUART has received (or detected)
the IACK signal, it will, in response, place the contents of
the Interrupt Vector Register (IVR) on the Data Bus. The
CPU will read this “interrupt vector” information; and
determine the following two things (based on the
“interrupt vector” information).
D
The source of the interrupt request (e.g., which pe-
ripheral needs service).
D
The appropriate location of the interrupt service rou-
tine.
Afterwards, program-control will be branched to the
location of the interrupt service routine.
Another characteristic of Z-Mode operation is that it
allows the user to prioritize the interrupt requests from
numerous peripheral devices, via hardware means. Let
us suppose that we have several DUART devices; and
that each of these devices have been configured to
operate in the Z-Mode. The user could prioritize the
interrupt request of each of these devices by connecting
these devices in a “daisy-chain” in a manner as presented
in
Figure 15.
相关PDF资料 |
PDF描述 |
|---|---|
| MS27472T16B8PA | CONN RCPT 8POS WALL MT W/PINS |
| MS27473E12F8PA | CONN PLUG 8POS STRAIGHT W/PINS |
| VI-JWH-IW-F3 | CONVERTER MOD DC/DC 52V 100W |
| VI-JWH-IW-F2 | CONVERTER MOD DC/DC 52V 100W |
| VI-JWH-IW-F1 | CONVERTER MOD DC/DC 52V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XR88C681XR101524CNN | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| XR88C681XR101524M | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| XR88C681XR101524N | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| XR88C681XR101528CJJ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| XR88C681XR101528CNN | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
发布紧急采购，3分钟左右您将得到回复。