参数资料
| 型号： | XRT71D00IQ-F |
| 厂商： | Exar Corporation |
| 文件页数： | 16/26页 |
| 文件大小： | 0K |
| 描述： | IC JITTER ATTENUATOR SGL 32TQFP |
| 标准包装： | 250 |
| 类型： | * |
| PLL： | 是 |
| 输入： | 时钟 |
| 输出： | 时钟 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 3:2 |
| 差分 - 输入:输出： | 无/无 |
| 频率 - 最大： | 44.736MHz |
| 除法器/乘法器： | 无/无 |
| 电源电压： | 3.135 V ~ 5.25 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-LQFP |
| 供应商设备封装： | 32-TQFP（7x7） |
| 包装： | 托盘 |
á
XRT71D00
E3/DS3/STS-1 JITTER ATTENUATOR
REV. 1.2.0
22
The value of “A6” is a “don’t care”.
Once these first 8 bits have been written into the Seri-
al Interface, the subsequent action depends upon
whether the current operation is a “Read” or “Write”
operation.
3.2
READ OPERATION
Once the last address bit (A4) has been clocked into
the SDI input, the “Read” operation will proceed
through an idle period, lasting three SClk periods. On
the falling edge of SClk Cycle #8 (see Figure 11) the
serial data output signal (SDO) becomes active. At
this point the user can begin reading the data con-
tents of the addressed Command Register (at Ad-
dress [A4, A3, A2, A1, A0]) via the SDO output pin.
The Serial Interface will output this eight bit data word
(D0 through D7) in ascending order (with the LSB
first), on the falling edges of the SClk . The data (on
the SDO output pin) is stable for reading on the very
next rising edge of the SClk .
3.3
WRITE OPERATION
Once the last address bit (A4) has been clocked into
the SDI input, the “Write” operation will proceed
through an idle period, lasting three SClk periods. Pri-
or to the rising edge of SClk Cycle #9 , the eight bit
data word is applied to SDI input. Data on SDI is
latched on the rising edge of SClk.
NOTES:
1. A5 is always “0”.
2. R/W = “1” for “Read” Operations
3. R/W = “0” for “Write” Operations
4. Denotes a “don’t care” value (shaded areas)
3.4
SIMPLIFIED INTERFACE OPTION
The user can simplify the design of the circuitry con-
necting to the Microprocessor Serial Interface by ty-
ing both the SDO and SDI pins together, and reading
data from and/or writing data to this “combined” sig-
nal. This simplification is possible because only one
FIGURE 11. MICROPROCESSOR SERIAL INTERFACE DATA STRUCTURE
D0
D1
D2
D7
D6
D5
D4
D3
High Z
SDO
A0
D0
R/W
D1
A6
0
A4
A3
A2
A1
D7
D6
D5
D4
D3
D2
SDI
1234567
89
1 0
1 1
1 2
1 3
1 4
1 5
1 6
SClk
CS
High Z
相关PDF资料 |
PDF描述 |
|---|---|
| XRT71D03IV-F | IC JITTER ATTENUATOR 3CH 64TQFP |
| XRT71D04IV | IC JITTER ATTENUATOR 4CH 80TQFP |
| XRT8000IP-F | IC WAN CLOCK E1/E1 DUAL 18PDIP |
| XRT8001IP-F | IC WAN CLOCK E1/E1 DUAL 18PDIP |
| XRT8010IL-F | IC CLK MULTIPLR LVDS 16QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRT71D00IQTR-F | 功能描述:时钟合成器/抖动清除器 DS3/E3/STS-1Jit Attn 3.3/5.0V 1 CH 1 CHIP RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| XRT71D03 | 制造商:EXAR 制造商全称:EXAR 功能描述:3 CHANNEL E3/DS3/STS-1 JITTER ATTENUATOR |
| XRT71D03ES | 功能描述:时钟合成器/抖动清除器 3CH T3/E3JA w/T73LC03A RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| XRT71D03IV | 制造商:EXAR 制造商全称:EXAR 功能描述:3 CHANNEL E3/DS3/STS-1 JITTER ATTENUATOR |
| XRT71D03IV-F | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。