参数资料
| 型号： | XRT73LC00AIV-F |
| 厂商： | Exar Corporation |
| 文件页数： | 25/61页 |
| 文件大小： | 0K |
| 描述： | IC LIU STS1/DS3/E3 SGL 44TQFP |
| 标准包装： | 160 |
| 类型： | 线路接口装置（LIU） |
| 驱动器/接收器数： | 1/1 |
| 规程： | DS3，E3，STS-1 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-LQFP |
| 供应商设备封装： | 44-TQFP（10x10） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页
XRT73LC00A
28
REV. 1.0.2
E3/DS3/STS-1 LINE INTERFACE UNIT
If the XRT73LC00A is operating in the HOST Mode.
To enable the HDB3/B3ZS Encoder, set the ENDECDIS bit-field in Command Register (CR2) to “0”.
To disable the HDB3/B3ZS Encoder, set the ENDECDIS bit-field in Command Register (CR2) to “1”.
If either of these two methods is employed to disable the HDB3/B3ZS Encoder, the LIU transmits the data onto
the line as it is received via the TPDATA and TNDATA input pins.
2.4
The Transmit Pulse Shaper Circuitry
The Transmit Pulse Shaper Circuitry consists of a Transmit Line Build-Out circuit which can be enabled or
disabled by setting the TXLEV input pin or bit-field to “High” or “Low”. The purpose of the Transmit Line Build-
Out circuit is to permit configuring of the XRT73LC00A to transmit an output pulse which is compliant to either
of the following Bellcore pulse template requirements when measured at the Digital Cross Connect System.
Each of these Bellcore specifications further state that the cable length between the Transmit Output and the
Digital Cross Connect system can range anywhere from 0 to 450 feet.
The Isolated DSX-3 Pulse Template Requirement per Bellcore GR-499-CORE is illustrated in Figure 7.
The Isolated STSX-1 Pulse Template Requirement per Bellcore GR-253-CORE is illustrated in Figure 8.
2.4.1
Enabling the Transmit Line Build-Out Circuit
If the Transmit Line Build-Out Circuit is enabled, the XRT73LC00A outputs shaped pulses onto the line via the
TTIP and TRING output pins.
Do the following to enable the Transmit Line Build-Out circuit in the XRT73LC00A:
If the XRT73LC00A is operating in the Hardware Mode, set theTXLEV input pin (pin 1) to “Low”
If the XRT73LC00A is operating in the HOST Mode, set the TXLEV bit-field to “0” as illustrated below.
COMMAND REGISTER CR2 (ADDRESS = 0X02)
D4
D3
D2
D1
D0
Reserved ENDECDIS ALOSDIS DLOSDIS REQDIS
X
0
X
COMMAND REGISTER CR1 (ADDRESS = 0X01)
D4
D3
D2
D1
D0
TXOFF
TAOS
TXCLKINV
TXLEV
TXBIN
0
X
0
X
相关PDF资料 |
PDF描述 |
|---|---|
| XRT73LC03AIV-F | IC LIU E3/DS3/STS-1 3CH 120LQFP |
| XRT73LC04AIV-F | IC LIU E3/DS3/STS-1 4CH 144LQFP |
| XRT73R06IB-F | IC LIU E3/DS3/STS-1 6CH 217BGA |
| XRT73R12IB-L | IC LIU E3/DS3/STS-1 12CH 420TBGA |
| XRT75L00DIV-F | IC LIU E3/DS3/STS-1 SGL 52TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRT73LC00AIVTR | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| XRT73LC00AIVTR-F | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| XRT73LC00IV | 制造商:EXAR 制造商全称:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT73LC03A | 制造商:EXAR 制造商全称:EXAR 功能描述:3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT |
| XRT73LC03A_08 | 制造商:EXAR 制造商全称:EXAR 功能描述:3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT |
发布紧急采购，3分钟左右您将得到回复。