参数资料
| 型号： | XRT73LC00AIV-F |
| 厂商： | Exar Corporation |
| 文件页数： | 35/61页 |
| 文件大小： | 0K |
| 描述： | IC LIU STS1/DS3/E3 SGL 44TQFP |
| 标准包装： | 160 |
| 类型： | 线路接口装置（LIU） |
| 驱动器/接收器数： | 1/1 |
| 规程： | DS3，E3，STS-1 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-LQFP |
| 供应商设备封装： | 44-TQFP（10x10） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页当前第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页
XRT73LC00A
37
E3/DS3/STS-1 LINE INTERFACE UNIT
REV. 1.0.2
NOTE: If the HDB3 Decoder detects any bipolar violation (e.g., “V”) pulses that is not in accordance with the HDB3 Line
Code format, or if the HDB3 Decoder detects a string of 4 (or more) “0’s” in the incoming line signal, then the HDB3
Decoder flags this event as a Line Code Violation by pulsing the LCV output pin “High”.
3.5.3
Enabling/Disabling the HDB3/B3ZS Decoder
The HDB3/B3ZS Decoder of the XRT73LC00A can be enabled or disabled by either of the following means:
If the XRT73LC00A is operating in the Hardware Mode:
Enable the HDB3/B3ZS Encoder/Decoder by pulling the ENDECDIS input pin (pin 21) to GND. To disable the
HDB3/B3ZS Encoder/Decoder, pull the ENDECDIS input pin to VDD.
If the XRT73LC00A is operating in the HOST Mode:
Enable the XRT73LC00A HDB3/B3ZS Encoder/Decoder by writing a “0” into the ENDECDIS bit-field in
Command Register CR2. To disable the HDB3/B3ZS Encoder/Decoder, write a “1” into the ENDECDIS bit-
field.
3.6
LOS Declaration/Clearance
The XRT73LC00A contains circuitry that monitors the following two parameters associated with the incoming
line signals.
1. The amplitude of the incoming line signal via the RTIP and RRING inputs; and
2. The number of pulses detected in the incoming line signal within a certain amount of time.
If the XRT73LC00A determines that the incoming line signal is missing due to insufficient amplitude or a lack of
pulses in the incoming line signal) then it declares a Loss of Signal (LOS) condition. The XRT73LC00A
declares the LOS condition by toggling the RLOS output pin “High” and by setting the RLOS bit field in
Command Register 0 to “1”.
If the XRT73LC00A determines that the incoming line signal has been restored (e.g., there is sufficient
amplitude and pulses in the incoming line signal) then it clears the LOS condition by toggling the RLOS output
pin “Low” and setting the RLOS bit-field to “0”.
The LOS Declaration/Clearance scheme that is employed in the XRT73LC00A is based upon ITU-T
Recommendation G.775 for both E3 and DS3 applications. The LOS Declaration and Clearance criteria that
the XRT73LC00A uses for each of these modes (e.g., E3 and DS3) are presented below.
FIGURE 21. AN EXAMPLE OF HDB3 DECODING
COMMAND REGISTER CR2 (ADDRESS = 0X02)
D4
D3
D2
D1
D0
Reserved ENDECDIS ALOSDIS DLOSDIS REQDIS
X
0
X
Data
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0 0
0
V
Line Signal
B
0 0
V
RPOS
RNEG
RCLK
相关PDF资料 |
PDF描述 |
|---|---|
| XRT73LC03AIV-F | IC LIU E3/DS3/STS-1 3CH 120LQFP |
| XRT73LC04AIV-F | IC LIU E3/DS3/STS-1 4CH 144LQFP |
| XRT73R06IB-F | IC LIU E3/DS3/STS-1 6CH 217BGA |
| XRT73R12IB-L | IC LIU E3/DS3/STS-1 12CH 420TBGA |
| XRT75L00DIV-F | IC LIU E3/DS3/STS-1 SGL 52TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRT73LC00AIVTR | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| XRT73LC00AIVTR-F | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| XRT73LC00IV | 制造商:EXAR 制造商全称:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT73LC03A | 制造商:EXAR 制造商全称:EXAR 功能描述:3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT |
| XRT73LC03A_08 | 制造商:EXAR 制造商全称:EXAR 功能描述:3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT |
发布紧急采购，3分钟左右您将得到回复。