参数资料
型号: XRT8001IP-F
厂商: Exar Corporation
文件页数: 11/48页
文件大小: 0K
描述: IC WAN CLOCK E1/E1 DUAL 18PDIP
产品变化通告: XRT obsolescence 05/Mar/2012
标准包装: 41
类型: 时钟/频率发生器
PLL:
主要目的: 以太网(WAN),T1/E1
输入: 时钟
输出: 时钟
电路数: 1
比率 - 输入:输出: 1:2
差分 - 输入:输出: 无/无
频率 - 最大: 16.384kHz
电源电压: 3.3 V ~ 5 V
工作温度: -40°C ~ 85°C
安装类型: 通孔
封装/外壳: 18-DIP(0.300",7.62mm)
供应商设备封装: 18-PDIP
包装: 管件
XRT8001
19
Rev. 1.01
In the “High Speed – Reverse” Mode
In the “High Speed – Reverse” Mode, the XRT8001
WAN Clock will be receiving a 64kHz clock signal via
the “FIN” input pin. The XRT8001 WAN Clock will, in
response, generate an “M x 2.048MHz” clock via the
CLK1 and CLK2 output pins. These five (5) bit-fields
within Command Register CR2 are used to define the
value “M” for the CLK1 output.
Note: The only acceptable values for “M” are 1, 2, 4, or 8.
3.2.4 Command Register CR3 (Address = 0x03)
D4 – D0 (SEL2[4:0])
These bit-fields are used to support configuration
implementation for the “Forward/Master” and the “High
Speed – Reverse” Modes of operation.
In the “Forward/Master” Mode
In the “Forward/Master” Mode, the XRT8001 WAN
Clock will output either a “K x 56kHz” or a “K x 64kHz”
clock signal via the CLK2 output pin. These five (5) bit-
fields within Command Register CR3 are used to define
the value of “K” for the CLK2 Output. As a conse-
quence, the XRT8001 can be configured to generate a
maximum frequency of “32 x 56kHz” or “32 x 64kHz” via
the CLK2 output pin.
In the “High Speed – Reverse” Mode
In the “High Speed – Reverse” Mode, the XRT8001
WAN Clock will be receiving a 64kHz clock signal via
the “FIN” input pin. The XRT8001 WAN Clock will, in
response, generate an “M x 2.048MHz” clock via the
CLK1 and CLK2 output pins. These five (5) bit-fields
within Command Register CR3 are used to define the
value “M” for the CLK2 output.
Note: The only acceptable values for “M” are 1, 2, 4, or 8.
3.2.5 Command Register CR4 (Address = 0x04)
D4 – SYNCEN (SYNC Output Driver Enable Select)
This “read/write” bit-field permits the user to enable or
disable the Driver associated with the SYNC output
pin. Setting this bit-field to “1” enables this Driver.
Setting this bit-field to “0” disables this Driver.
D3 – CLK1EN (CLK1 Output Driver Enable Select)
This “read/write” bit-field permits the user to enable or
disable the Driver associated with the CLK1 output pin.
Setting this bit-field to “1” enables this Driver. Setting
this bit-field to “0” disables this Driver.
D2 – CLK2EN (CLK2 Output Driver Enable Select)
This “read/write” bit-field permits the user to enable or
disable the Driver associated with the CLK2 output pin.
Setting this bit-field to “1” enables this Driver. Setting
this bit-field to “0” disables this Driver.
D1,D0–LDETDIS[2:1]–LockDetectorOutput Control
The combination of these two bit-fields permit the user
to specify the signal that will be output via the
LOCKDET output pin. The user’s options are shown in
Table 3.
相关PDF资料
PDF描述
XRT8010IL-F IC CLK MULTIPLR LVDS 16QFN
XRT8020IL-F IC CLK MULTIPLR LVDS 16QFN
XRT91L31IQ IC TXRX SONET/SDH 8BIT 64QFP
XRT91L33IG-F IC MULTIRATE CDR 20TSSOP
XRT91L34IV-F IC MULTIRATE CDR QUAD 128LQFP
相关代理商/技术参数
参数描述
XRT8010 制造商:EXAR 制造商全称:EXAR 功能描述:312MHZ CLOCK & CRYSTAL MULTIPLIER WITH LVDS OUTPUTS
XRT8010ES 功能描述:锁相环 - PLL RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray
XRT8010IL 制造商:EXAR 制造商全称:EXAR 功能描述:312MHZ CLOCK & CRYSTAL MULTIPLIER WITH LVDS OUTPUTS
XRT8010IL-F 功能描述:锁相环 - PLL . . RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray
XRT8020 制造商:EXAR 制造商全称:EXAR 功能描述:650 MHZ CLOCK & CRYSTAL MULTIPLIER WITH LVDS OUTPUTS