参数资料
| 型号： | XRT82L24AIV-F |
| 厂商： | Exar Corporation |
| 文件页数： | 10/39页 |
| 文件大小： | 0K |
| 描述： | IC LIU E1 QAUD 100TQFP |
| 标准包装： | 90 |
| 类型： | 线路接口装置（LIU） |
| 驱动器/接收器数： | 4/4 |
| 规程： | E1 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-LQFP |
| 供应商设备封装： | 100-TQFP（14x14） |
| 包装： | 托盘 |
| 其它名称： | XRT82L24AIV-F-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页
XRT82L24A
á
QUAD E1 LINE TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
REV. 1.1.2
16
The choice of these codes is made such that an odd
number of “B” pulses is transmitted between consec-
utive bipolar violation “V” pulses
TRANSMIT PULSE SHAPER
The transmit pulse shaper uses high a speed clock
derived from MCLK to synthesize the shape and
width of the transmitted pulse applied to TTIP and
TRING. The internal high speed timing generator
eliminates the need for a tightly controlled transmit
clock TxClk duty cycle.
The intrinsic jitter at the transmit output using a jitter-
free input clock source and with the jitter attenuator
disabled will generate no more than 0.03UIpp.
DRIVER MONITOR
The driver monitor circuit is used for detecting trans-
mit driver failure by monitoring the activity at TTIP
and TRING. Driver failure may be caused by a short-
circuit in the primary of the transformer or system
problems at the input.
In the Host Mode, when the driver monitor detects no
transitions at TTIP and TRING for more than 128
clock cycles, the DMO bit (bit 7) in the interface regis-
ter is set and results in an interrupt (INT) to be gener-
ated. Driver monitor function is not supported in Hard-
ware Mode.
TxPOS/TDATA and TxNEG Polarity
In HOST Mode, transmit data at TxPOS/TDATA and
TxNEG can be configured for active Low or active
High operation, by controlling the state of the DATAP
bit in the interface register. Writing a "0" to this bit se-
lects active High data and a "1" selects active Low
data. This control bit also selects receive output data
polarity (see Receive Data Invert Mode description).
This feature is not supported in Hardware Mode.
TRANSMIT OFF CONTROL
Each transmit channel of the line interface can be
shut down by writing a "1" to TxOFF in the channel
control interface register. In the “Transmitter off”
mode, the entire transmitter is disabled and the out-
puts at TTIP and TRING are placed in a high imped-
ance state. In Hardware Mode, pins 14 through pin
17 are used for powering down each transmit channel
independently.
INTERFACING THE XRT 82L24A TO THE LINE
The XRT 82L24A in E1 configuration can be trans-
former coupled to 75
coaxial or 120 twisted pair
FIGURE 12. XRT 82L24A CHANNEL 1IN AN E1 UNBALANCED 75
APPLICATION
TTIP_0
T R ing_0
RT IP_0
R R ing_0
TxPO S
TxN EG
T xLineC lk
RxPO S
RxNEG
R xLineC lk
Loss of signal
4
3
5
100
99
1
2
89
91
94
95
TPO S_0
TN EG _0
TC lk _0
RPOS_0
RNEG_0
RClk _0
RLOS_0
XR T 82L24A
R2
9.1
R1
9.1
R3
18.7
1 : 2
T2
T1
BN C
1
4
5
8
5
8
1
4
1 : 2
1
2
1
2
C oaxial
C able
C oaxial
C able
相关PDF资料 |
PDF描述 |
|---|---|
| XRT83D10IW | IC LIU T1/E1 SGL 28SOJ |
| XRT83L30IV-F | IC LIU LH/SH T1/E1 SGL 64TQFP |
| XRT83L314IB-L | IC LIU T1/E1/J1 14CH 304TBGA |
| XRT83L34IV-F | IC LIU T1/E1/J1 QUAD 128TQFP |
| XRT83L38IB-F | IC LIU T1/E1/J1 OCTAL 225BGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRT82L24ES | 功能描述:界面开发工具 Evaluation Board for XRT82L24 Series RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
| XRT82L24IV | 制造商:EXAR 制造商全称:EXAR 功能描述:QUAD E1 LINE TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR |
| XRT82L34IV | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Interface IC |
| XRT83D10 | 制造商:EXAR 制造商全称:EXAR 功能描述:SINGLE CHANNEL DS1/CEPT LINE INTERFACE UNIT |
| XRT83D10ES | 功能描述:外围驱动器与原件 - PCI 1 CHT1/E1LIUSH RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。