- 您现在的位置：买卖IC网 > PDF目录10561 > XRT91L32IQ-F (Exar Corporation)IC TXRX SONET/SDH 8BIT 100QFP PDF资料下载
参数资料
| 型号： | XRT91L32IQ-F |
| 厂商： | Exar Corporation |
| 文件页数： | 2/37页 |
| 文件大小： | 0K |
| 描述： | IC TXRX SONET/SDH 8BIT 100QFP |
| 标准包装： | 20 |
| 类型： | 收发器 |
| 规程： | SONET/SDH |
| 电源电压： | 3.3V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-BQFP |
| 供应商设备封装： | 100-QFP（14x20） |
| 包装： | 托盘 |
| 其它名称： | 1016-1489 XRT91L32IQ-F-ND |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
XRT91L32
xr
STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER
REV. 1.0.3
8
RECEIVER SECTION
NAME
LEVEL
TYPE
PIN
DESCRIPTION
RXDO0
RXDO1
RXDO2
RXDO3
RXDO4
RXDO5
RXDO6
RXDO7
LVTTL
O
35
36
38
39
41
42
44
45
Receive Parallel Data Output
77.76 Mbps (STS-12/STM-4) / 19.44 Mbps (STS-3/STM-1)
8-bit parallel receive data output is updated simultaneously on
the rising edge of the RXPCLKO output. The 8-bit parallel inter-
face is de-multiplexed from the receive serial data input MSB
first (RXDO[7:0]). The XRT91L32 will output the data on the
rising edge of this clock.
RXIP
RXIN
Diff LVPECL
I
24
25
Receive Serial Data Input
The differential receive serial data stream of 622.08 Mbps
STS-12/STM-1 or 155.52 Mbps STS-3/STM-1 is applied to
these input pins.
XRXCLKIP
XRXCLKIN
Diff LVPECL
I
19
20
External Recovered Receive Clock Input
The differential receive serial data stream of 622.08 Mbps
STS-12/STM-1 or 155.52 Mbps STS-3/STM-1 is sampled on
the rising edge of this externally recovered differential clock
coming from the optical module. It is used when the internal
CDR unit is disabled and bypassed by the CDRDIS pin.
NOTE: In the event that XRXCLKIP/N differential input pins are
unused, XRXCLKIP should be tied to VCC with a 1k
Ohm pull-up and XRXCLKIN should be tied to Ground
with a 1k Ohm pull-down.
RXPCLKO
LVTTL
O
47
Receive Parallel Clock Output (77.76 MHz or 19.44 MHz)
77.76 MHz (STS-12/STM-4) or 19.44 MHz (STS-3/STM-1)
clock output reference for the 8-bit parallel receive data output
RXDO[7:0]. The parallel received data output bus will be
updated on the falling edge of this clock.
CDRAUX-
REFCLK
LVTTL
I
51
Clock and Data Recovery Auxillary Reference Clock
77.76 MHz ± 500 ppm auxillary reference clock for the CDR.
NOTE: In the event that CDRAUXREFCLK LVTTL input pin is
unused, CDRAUXREFCLK should be tied to ground.
OOF
LVTTL
I
22
Out of Frame Input Indicator
This level sensitive input pin is used to initiate frame detection
and byte alignment recovery when OOF is declared by the
downstream device. When this pin is held High, FRAME-
PULSE will pulse for a single RXPCLKO period upon the detec-
tion of every third frame alignment A2 byte in the incoming
SONET/SDH Frame.
"Low" = Normal Operation
"High" = OOF Indication initiating frame detection and byte
boundary recovery and activating FRAMEPULSE
FRAMEPULSE
LVTTL
O
48
Sonet Frame Alignment Pulse
This pin will generate a single pulse for an RXPCLKO clock
period upon the detection of the third frame alignment A2 byte
whenever the OOF input pin is held High. The parallel received
data output bus will then be byte aligned to this newly recov-
ered SONET/SDH frame.
相关PDF资料 |
PDF描述 |
|---|---|
| XRT91L30IQ-F | IC TXRX SONET/SDH 8BIT 64QFP |
| VI-BTF-MX-F1 | CONVERTER MOD DC/DC 72V 75W |
| XRT75VL00DIV-F | IC LIU E3/DS3/STS-1 1CH 52TQFP |
| VI-BTF-MW | CONVERTER MOD DC/DC 72V 100W |
| VI-BT4-MX-F3 | CONVERTER MOD DC/DC 48V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRT91L32IQTR | 功能描述:LIN 收发器 PHY Transceiver RoHS:否 制造商:NXP Semiconductors 工作电源电压: 电源电流: 最大工作温度: 封装 / 箱体:SO-8 |
| XRT91L32IQTR-F | 功能描述:LIN 收发器 PHY Transceiver RoHS:否 制造商:NXP Semiconductors 工作电源电压: 电源电流: 最大工作温度: 封装 / 箱体:SO-8 |
| XRT91L33 | 制造商:EXAR 制造商全称:EXAR 功能描述:STS-12/STS-3 MULTIRATE CLOCK AND DATA RECOVERY UNIT |
| XRT91L33AIG-F | 制造商:Exar Corporation 功能描述:CDR 155.52Mbps/622.08Mbps SONET/SDH 20-Pin TSSOP |
| XRT91L33ES | 功能描述:界面开发工具 Eval System for XRT91L33 Series RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
发布紧急采购，3分钟左右您将得到回复。