参数资料
型号: XRT91L34IVTR-F
厂商: Exar Corporation
文件页数: 38/38页
文件大小: 0K
描述: IC MULTIRATE CDR QUAD 128LQFP
标准包装: 750
类型: 时钟和数据恢复(CDR),扇出缓冲器(分配),多路复用器
PLL:
主要目的: SONET/SDH,STS,STM
输入: LVDS,LVPECL
输出: LVDS,LVPECL
电路数: 1
比率 - 输入:输出: 1:2
差分 - 输入:输出: 是/是
频率 - 最大: 622.08MHz
电源电压: 1.71 V ~ 3.465 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 128-LQFP
供应商设备封装: 128-LQFP(14x14)
包装: 带卷 (TR)
XRT91L34
9
REV. 1.0.1
QUAD CHANNEL MULTIRATE STS-12/3/1 AND STM-4/1/0 SONET/SDH CDR
RECEIVER SECTION
NAME
LEVEL
TYPE
PIN
DESCRIPTION
RXDI0P
RXDI0N
RXDI1P
RXDI1N
RXDI2P
RXDI2N
RXDI3P
RXDI3N
LVDS,
Diff LVPECL
I
3
4
11
12
22
21
30
29
Receive Serial Data Input
The differential receive serial data stream of 622.08 Mbps
STS-12/STM-1 or 155.52 Mbps STS-3/STM-1 or 51.84 Mbps
STS-1/STM-0 is applied to these differential input pins. These
pins accept LVDS or Differential LVPECL input standard.
These pins are internally biased to 1.2V via 15k
resistance
and are equipped with a 100
line-to-line internal termination.
RXDO0P
RXDO0N
RXDO1P
RXDO1N
RXDO2P
RXDO2N
RXDO3P
RXDO3N
LVDS,
Diff LVPECL
O
94
93
86
85
75
76
67
68
Recovered Serial Data Output
622.08 Mbps STS-12/STM-4 / 155.52 Mbps STS-3/STM-1 /
51.84 Mbps STS-1/STM-0 differential recovered serial data out-
put that is updated simultaneously on the falling edge of the
corresponding channel RXCLKO output. User selectable LVDS
standard or Differential LVPECL standard output based on
OUTCFG pin state.
RXCLKO0P
RXCLKO0N
RXCLKO1P
RXCLKO1N
RXCLKO2P
RXCLKO2N
RXCLKO3P
RXCLKO3N
LVDS,
Diff LVPECL
O
90
89
82
81
79
80
71
72
Recovered Clock Output
(622.08 MHz/ 155.52 MHz/ 51.84 MHz)
622.08 MHz STS-12/STM-4 / 155.52 MHz STS-3/STM-1 /
51.84 MHz STS-1/STM-0 differential clock output for the corre-
sponding recovered data output RXDO[0:3]P/N. The recovered
serial data output port will be updated on the falling edge of
this clock. User selectable LVDS standard or Differential
LVPECL standard output based on OUTCFG pin state.
LOL0
LOL1
LOL2
LOL3
LVCMOS
O
98
99
63
64
CDR LOL Detect Output
This pin is used to monitor the lock condition of the PLL in the
clock and data recovery unit of each channel.
"Low" = CDR Locked
"High" = CDR Out of Lock
CAP0P
CAP0N
Analog
-
109
108
CDR Non-polarized External Loop Filter Capacitors
Mode of Operation:
1. STS12/STM4: CAP[0:3]P/N = 0.47
F ± 10% tolerance
2. STS3/STM1: CAP[0:3]P/N = 0.47
F ± 10% tolerance
3. STS1/STM0: CAP[0:3]P/N = 1.0
F ± 10% tolerance
Use type X7R or X5R for improved stability over temperature.
(Isolate from noise and place close to pin)
CAP1P
CAP1N
Analog
-
103
102
CAP2P
CAP2N
Analog
-
59
60
CAP3P
CAP3N
Analog
-
53
54
相关PDF资料
PDF描述
VI-210-MX-F3 CONVERTER MOD DC/DC 5V 75W
VI-J4D-MX-F3 CONVERTER MOD DC/DC 85V 75W
VI-J4D-MX-F2 CONVERTER MOD DC/DC 85V 75W
VI-J4D-MX-F1 CONVERTER MOD DC/DC 85V 75W
VI-J4B-MX-F4 CONVERTER MOD DC/DC 95V 75W
相关代理商/技术参数
参数描述
XRT91L80 制造商:EXAR 制造商全称:EXAR 功能描述:2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER
XRT91L80_0507 制造商:EXAR 制造商全称:EXAR 功能描述:2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER
XRT91L80ES 功能描述:总线收发器 Transceiver RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel
XRT91L80IB 功能描述:总线收发器 Transceiver RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel
XRT91L80IB-F 功能描述:总线收发器 Transceiver RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel