参数资料
型号: XRT91L34IVTR-F
厂商: Exar Corporation
文件页数: 8/38页
文件大小: 0K
描述: IC MULTIRATE CDR QUAD 128LQFP
标准包装: 750
类型: 时钟和数据恢复(CDR),扇出缓冲器(分配),多路复用器
PLL:
主要目的: SONET/SDH,STS,STM
输入: LVDS,LVPECL
输出: LVDS,LVPECL
电路数: 1
比率 - 输入:输出: 1:2
差分 - 输入:输出: 是/是
频率 - 最大: 622.08MHz
电源电压: 1.71 V ~ 3.465 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 128-LQFP
供应商设备封装: 128-LQFP(14x14)
包装: 带卷 (TR)
XRT91L34
16
QUAD CHANNEL MULTIRATE STS-12/3/1 AND STM-4/1/0 SONET/SDH CDR
REV. 1.0.1
Jitter specification is defined using a 12kHz to 0.4/1.3/5MHz LP-HP single-pole filter.
1These reference clock jitter limits are required for the outputs to meet SONET system level jitter requirements (<10 mUI
rms).
2Required to meet SONET output frequency stability requirements.
2.2.1
Internal Clock and Data Recovery Disable
Optionally, each of the four internal CDR unit can be disabled and powered down when the channel is not in
use. Asserting the CDRDISn pin (where n = channel 0, 1, 2, or 3 ) "High" in Hardware Mode or setting
CDRDISn bit (where n = channel 0, 1, 2, or 3 ) in Host Mode, disables the internal Clock and Data Recovery
unit for that particular channel.
2.3
External Receive Loop Filter Capacitors
For STS12/STM4 and STS3/STM1 operation, use 0.47
F (or greater) non-polarized external loop filter
capacitors to achieve the required receiver jitter performance for each of the channels. For STS1/STM0
operation, use a minimum of 1.0
F non-polarized capacitors. If all 3 data rates STS12/STS3/STS1 are
required in an application, then use 1uF loop filter capacitors. They must be well isolated to prohibit noise
entering the CDR block and should be placed as close to the pins as possible. Figure 6 shows the pin
connections and external loop filter components. These four non-polarized capacitors should be of +/- 10%
tolerance. Use type X7R or X5R capacitors for improved stability over temperature.
TABLE 3: CLOCK AND DATA RECOVERY UNIT PERFORMANCE
NAME
PARAMETER
MIN
TYP
MAX
UNITS
REFDUTY
Reference clock duty cycle
40
60
%
REFTOL
Reference clock frequency tolerance2
-100
+100
ppm
TOLJIT
Input jitter tolerance with 1 MHz < f < 20 MHz PRBS pattern
0.3
0.4
UI
OCLKDUTY
Clock output duty cycle
45
55
%
FIGURE 6. EXTERNAL LOOP FILTERS
CAP1N
CAP1P
0.47uF
non-polarized
CAP3N
CAP3P
0.47uF
non-polarized
CAP0N
CAP0P
0.47uF
non-polarized
Channel 0 Loop Filter
External Capacitor
pin 108
pin 109
pin 103
pin 102
Channel 1 Loop Filter
External Capacitor
CAP2N
CAP2P
0.47uF
non-polarized
Channel 2 Loop Filter
External Capacitor
pin 60
pin 59
pin 53
Pin 54
Channel 3 Loop Filter
External Capacitor
Use 1.
....
0uF non-polarized
capacitors for
STS1/STM0 Operation
相关PDF资料
PDF描述
VI-210-MX-F3 CONVERTER MOD DC/DC 5V 75W
VI-J4D-MX-F3 CONVERTER MOD DC/DC 85V 75W
VI-J4D-MX-F2 CONVERTER MOD DC/DC 85V 75W
VI-J4D-MX-F1 CONVERTER MOD DC/DC 85V 75W
VI-J4B-MX-F4 CONVERTER MOD DC/DC 95V 75W
相关代理商/技术参数
参数描述
XRT91L80 制造商:EXAR 制造商全称:EXAR 功能描述:2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER
XRT91L80_0507 制造商:EXAR 制造商全称:EXAR 功能描述:2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER
XRT91L80ES 功能描述:总线收发器 Transceiver RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel
XRT91L80IB 功能描述:总线收发器 Transceiver RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel
XRT91L80IB-F 功能描述:总线收发器 Transceiver RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel