参数资料
型号: ZPSD401A2V-C-20JI
元件分类: 微控制器/微处理器
英文描述: 16K X 16 OTPROM, 40 I/O, PIA-GENERAL PURPOSE, PQCC68
封装: PLASTIC, LDCC-68
文件页数: 118/128页
文件大小: 433K
代理商: ZPSD401A2V-C-20JI
PSD4XX Family
5
5.0
Integrated
Power
Management TM
Operation
Upon each address or logic input change to the ZPSD, the device powers up from low
power standby for a short time. Then the ZPSD consumes only the necessary power to
deliver new logic or memory data to its outputs as a response to the input change. After the
new outputs are stable, the ZPSD latches them and automatically reverts back to standby
mode. The ICC current flowing during standby mode and during DC operation is identical
and is only a few microamperes.
The ZPSD automatically reduces its DC current drain to these low levels and does not
require controlling by the CSI (Chip Select Input). Disabling the CSI pin unconditionally
forces the ZPSD to standby mode independent of other input transitions.
The only significant power consumption in the ZPSD occurs during AC operation.
The ZPSD contains the first architecture to apply zero power techniques to memory and
logic blocks.
Figure 2 compares ZPSD Zero-power operation to the operation of a discrete solution.
A standard microcontroller (MCU) bus cycle usually starts with an ALE (or AS) pulse and
the generation of an address. The ZPSD detects the address transition and powers up for a
short time. The ZPSD then latches the outputs of the PAD, EPROM and SRAM to the new
values. After finishing these operations, the ZPSD shuts off its internal power, entering
standby mode. The time taken for the entire cycle is less than the ZPSD’s “access time.”
The ZPSD will stay in standby mode if inputs do not change between bus cycles. In an
alternate system implementation using discrete EPROM, SRAM, and other discrete
components, the system will consume operating power during the entire bus cycle. This is
because the chip select inputs on the memory devices are usually active throughout the
entire cycle. The AC power consumption of the ZPLD may be calculated using the
composite frequency of the MCU address and control signals, as well as any other logic
inputs to the ZPLD.
NOTE: The ZPSD4XX is rated for lower standby current (ISB) than the PSD4XX.
ALE
DISCRETE EPROM, SRAM & LOGIC
ADDRESS
EPROM
ACCESS
SRAM
ACCESS
EPROM
ACCESS
ICC
ZPSD
TIME
Figure 2. Zero-Power Operation vs. Discrete Implementation
相关PDF资料
PDF描述
ZPSD411A2V-C-20J 32K X 8 OTPROM, 40 I/O, PIA-GENERAL PURPOSE, PQCC68
ZPSD411A2-C-15L 32K X 8 UVPROM, 40 I/O, PIA-GENERAL PURPOSE, CQCC68
ZPSD413A1-C-90JI 128K X 8 OTPROM, 40 I/O, PIA-GENERAL PURPOSE, PQCC68
ZPSD403A1V-C-20UI 64K X 16 OTPROM, 40 I/O, PIA-GENERAL PURPOSE, PQFP80
ZPSD411A2-C-70U 32K X 8 OTPROM, 40 I/O, PIA-GENERAL PURPOSE, PQFP80
相关代理商/技术参数
参数描述
ZPSD401A2V-C-20L 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals
ZPSD401A2V-C-20U 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals
ZPSD401A2V-C-20UI 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals
ZPSD401A2V-C-25J 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals
ZPSD401A2V-C-25L 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals