参数资料
型号: ZPSD401A2V-C-20JI
元件分类: 微控制器/微处理器
英文描述: 16K X 16 OTPROM, 40 I/O, PIA-GENERAL PURPOSE, PQCC68
封装: PLASTIC, LDCC-68
文件页数: 60/128页
文件大小: 433K
代理商: ZPSD401A2V-C-20JI
PSD4XX Family
33
9.1.2.5 Port E Macrocell Structure
Figure 18 shows the PE Macrocell block, which consists of 8 identical macrocells. Each
macrocell output can be connected to its own I/O pin on Port E. There are 3 user
programmable global product terms output from the GPLD’s AND ARRAY which are shared
by all the macrocells in Port E:
t PE.OE
Enable or tri-state Port PE output pins
t PE.PR
Preset D flip flop in the macrocells
t PE.RE
Reset/Clear D flip flop in the macrocells
Two other inputs, CLKIN and MACRO-RST, are used as clock and clear inputs to the D flip
flop. The CLKIN comes directly from the CLKIN input pin. The MACRO-RST is the same as
the Reset input pin except it is user configurable.
The circuit of a PE Macrocell is shown in Figure 19. There is only one product term from
the GPLD’s AND ARRAY as input to the macrocell. Users can select the polarity of the
output and configure the macrocell to operate as:
t Registered Output
Select output from D flip flop
t Combinatorial Output
Select output from OR gate
t GPLD Input
Use Port E pin as dedicated input
t GPLD Output
Use Port E pin as dedicated output
t GPLD I/O
Use Port E pin as bidirectional pin
t Macrocell Feedback
Register feedback for state machine implementations or expander feedback from the
combinatorial output, to possibly expand the number of product terms available to
another macrocell.
In case of "Buried Feedback", where the output of the macrocell is not connected
to Port E pin, Port E can be configured to perform other user defined I/O functions.
If pins PE0 and PE1 are used as bus control signal inputs (ALE, PSEN/BHE), the
corresponding macrocells' feedbacks are disabled. The bus control signals are
connected to the ZPLD Input Bus.
The two global product terms assigned for asynchronous clear (PE.RE) and preset (PE.PR)
are for proper PE Macrocell initialization.
The macrocell flip-flop can also be cleared during reset by MACRO-RST as an option. The
clock source is always the input clock CLKIN.
The PSD4XX
Architecture
(cont.)
相关PDF资料
PDF描述
ZPSD411A2V-C-20J 32K X 8 OTPROM, 40 I/O, PIA-GENERAL PURPOSE, PQCC68
ZPSD411A2-C-15L 32K X 8 UVPROM, 40 I/O, PIA-GENERAL PURPOSE, CQCC68
ZPSD413A1-C-90JI 128K X 8 OTPROM, 40 I/O, PIA-GENERAL PURPOSE, PQCC68
ZPSD403A1V-C-20UI 64K X 16 OTPROM, 40 I/O, PIA-GENERAL PURPOSE, PQFP80
ZPSD411A2-C-70U 32K X 8 OTPROM, 40 I/O, PIA-GENERAL PURPOSE, PQFP80
相关代理商/技术参数
参数描述
ZPSD401A2V-C-20L 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals
ZPSD401A2V-C-20U 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals
ZPSD401A2V-C-20UI 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals
ZPSD401A2V-C-25J 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals
ZPSD401A2V-C-25L 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals