- 您现在的位置：买卖IC网 > PDF目录1106 > 1GBE-PCS-O4-N1 (Lattice Semiconductor Corporation)IP CORE ETH PCS 1GB ORT42G5 PDF资料下载
参数资料
| 型号： | 1GBE-PCS-O4-N1 |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 11/14页 |
| 文件大小： | 0K |
| 描述： | IP CORE ETH PCS 1GB ORT42G5 |
| 标准包装： | 1 |
| 系列： | * |
| 其它名称： | 1GBEPCSO4N1 |
Lattice Semiconductor
1GbE PCS IP Core User’s Guide
forms for the user. These scripts care located in the 1gbe_pcs_o4_1_001\orca4\ver1.0\eval\simula-
tion\scripts .
NOTE: The procedure described here is applicable ONLY when using ModelSim for simulation.
Simulation Procedures
1. Launch ModelSim
2. Using the main GUI, change the directory location
Select: File -> Change Directory -> 1gbe_pcs_o4_1_001\orca4\ver1.0\eval\simulation
3. Execute <user_compile.do> to compile the full chip design and testbench ?les.
Select: Macro -> Execute Macro -> scripts\<user_compile.do>
For ModelSim 5.6a or above:
Select: Tools -> Execute Macro -> scripts\<user_compile.do>
4. Modify the script <user_vsim.do> to point to the sysbus_work and ort82g5_work simulation model. These
models are provided in the ispLEVER installation and ORT42G5.
5. Execute <user_vsim.do> to load the full chip design and testbench
Select: Macro -> Execute Macro -> scripts\<user_vsim.do>
For ModelSim 5.6a or above:
Select: Tools -> Execute Macro -> scripts\<user_vsim.do>
6. Execute <user_wave.do> to load the appropriate waveforms for the simulation
Select: Macro -> Execute Macro -> scripts\<user_wave.do>
For ModelSim 5.6a or above:
Select: Tools -> Execute Macro -> scripts\<user_wave.do>
7. Run the simulation.
Select: Simulate -> Run -> Run-all
Core Implementation
Running Synthesis Using Synplicity’s Synplify
The step-by-step procedure provided below describes how to run synthesis using Synplify outside the ispLEVER
Project Navigator.
1. Change directory to 1gbe_pcs_o4_1_001\orca4\ver1.0\eval\synthesis\synplicity
2. Launch the Synplify synthesis tool
3. Select: Run -> Run TCL Script... -> pcs_1g_top.tcl
4. Within the provided project ?le the speed grade, implementation and device are preselected.
5. A default EDIF is also provided by the project ?le. This top-level EDIF netlist will be used during Place and
Route.
6. Within the supplied synthesis scripts the necessary options have been supplied for a complete synthesis pass.
7. Select Run
8. The EDIF ?le (.edn) will be located in the ver1.0 directory.
11
相关PDF资料 |
PDF描述 |
|---|---|
| 2-106506-2 | CONN RCPT 15PS R/A BOARDLOCK MET |
| 2-12-10-983-326 | TAPE CONSPICUITY RED/WHT 2X12" |
| 2-1393560-1 | V42254A 132V 1=SUB D BOLZENSA |
| 2-1393560-7 | V42254A 152V 1=SUB D BOLZENSA |
| 2-1393589-1 | CONN SOCKET 10 AMPS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 1GB-FD | 制造商:PNY Technologies 功能描述:1GB USB, FOR IBM - Bulk |
| 1GBK | 制造商:Midlite Products 功能描述:Single Gang Black Wireport Cable Pass Through Wallplate 制造商:MIDLITE PRODUCTS 功能描述:WIREPORT CABLE PASS-THROUGH PLATES, TYPE: 1 GANG, COLOR: BLACK, FEATURES: IDEAL IN HOME THEATER AND COMMERCIAL SOUND APPLICATIONS WHERE MULTIPLE CABLES ARE TO PASS THROUGH A FINISHED WALL AND NOT TERMINATED AT THE PLATE |
| 1GBK-GR1 | 制造商:Midlite Products 功能描述:Single Gang Wireport Cable Pass Through Wall Plate with Grommet - Black 制造商:MIDLITE PRODUCTS 功能描述:CABLE PASS THROUGH WALLPLATE SINGLE GANG BLACK W/GROMMET |
| 1GC-025 | 制造商:Pro-Signal 功能描述:WALL PLATE 1G VGA/VIDEO/AUDIO |
| 1GC09 | 功能描述:CAP SWITCH 15MM DIA BLACK RoHS:是 类别:开关 >> 配件 - 帽盖 系列:Multimec® 标准包装:1 系列:AP 开关类型:按钮 形状:圆形，凸起（圆顶） 颜色:红 发光:发光开口 适用于相关产品:AP 系列 安装类型:卡入式 尺寸:12.35mm 直径 x 6.25mm H 特点:- 配用:AP2N006TZBE-ND - SWITCH PUSH SPST-NO 0.125A 125VAP2N003TZBE-ND - SWITCH PUSH SPST-NO 0.125A 125VAP2N002TZBE-ND - SWITCH PUSH SPST-NO 0.125A 125VAP2N006SZBE-ND - SWITCH PUSH SPST-NO 0.125A 125VAP2N003SZBE-ND - SWITCH PUSH SPST-NO 0.125A 125VAP2N002SZBE-ND - SWITCH PUSH SPST-NO 0.125A 125VAP4N007SWBE-ND - SWITCH PUSH SPST-NO 0.125A 125VAP2N007TZBE-ND - SWITCH PUSH SPST-NO 0.125A 125VAP2N007SZBE-ND - SWITCH PUSH SPST-NO 0.125A 125VAP4N006TZBE-ND - SWITCH PUSH SPST-NO 0.125A 125V更多... 其它名称:*481D03001 |
发布紧急采购，3分钟左右您将得到回复。