- 您现在的位置：买卖IC网 > PDF目录156551 > 37M602 (SMSC Corporation) ENHANCED SUPER I/O CONTROLLER WITH INFRARED SUPPORT PDF资料下载
参数资料
| 型号： | 37M602 |
| 厂商： | SMSC Corporation |
| 英文描述： | ENHANCED SUPER I/O CONTROLLER WITH INFRARED SUPPORT |
| 中文描述： | 增强的超级I / O控制器，支持红外线 |
| 文件页数： | 160/182页 |
| 文件大小： | 650K |
| 代理商： | 37M602 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页当前第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页
79
NOTES ON SERIAL PORT OPERATION
FIFO MODE OPERATION:
GENERAL
The RCVR FIFO will hold up to 16 bytes
regardless of which trigger level is selected.
TX AND RX FIFO OPERATION
The Tx portion of the UART transmits data
through TXD as soon as the CPU loads a byte
into the Tx FIFO.
The UART will prevent
loads to the Tx FIFO if it currently holds 16
characters. Loading to the Tx FIFO will again
be enabled as soon as the next character is
transferred to the Tx shift register.
These
capabilities account for the largely autonomous
operation of the Tx.
The UART starts the above operations typically
with a Tx interrupt.
The chip issues a Tx
interrupt whenever the Tx FIFO is empty and the
Tx interrupt is enabled, except in the following
instance.
Assume that the Tx FIFO is empty
and the CPU starts to load it.
When the first
byte enters the FIFO the Tx FIFO empty
interrupt will transition from active to inactive.
Depending on the execution speed of the service
routine software, the UART may be able to
transfer this byte from the FIFO to the shift
register before the CPU loads another byte. If
this happens, the Tx FIFO will be empty again
and typically the UART's interrupt line would
transition to the active state. This could cause a
system with an interrupt control unit to record a
Tx FIFO empty condition, even though the CPU
is currently servicing that interrupt. Therefore,
after the first byte has been loaded into the
FIFO the UART will wait one serial character
transmission time before issuing a new Tx
FIFO empty interrupt. This one character Tx
interrupt
delay
will
remain
active
until at least two bytes have the Tx FIFO
empties after this condition, the Tx been
loaded into the FIFO, concurrently.
When
interrupt will be activated without a one
character delay.
Rx support functions and operation are quite
different
from
those
described
for
the
transmitter. The Rx FIFO receives data until the
number of bytes in the FIFO equals the selected
interrupt trigger level.
At that time if Rx
interrupts are enabled, the UART will issue an
interrupt to the CPU. The Rx FIFO will continue
to store bytes until it holds 16 of them. It will
not accept any more data when it is full. Any
more data entering the Rx shift register will set
the Overrun Error flag. Normally, the FIFO
depth and the programmable trigger levels will
give the CPU ample time to empty the Rx FIFO
before an overrun occurs.
One side-effect of having a Rx FIFO is that the
selected interrupt trigger level may be above the
data level in the FIFO. This could occur when
data at the end of the block contains fewer bytes
than the trigger level.
No interrupt would be
issued to the CPU and the data would remain in
the UART.
To prevent the software from
having to check for this situation the chip
incorporates a timeout interrupt.
The timeout interrupt is activated when there is
a least one byte in the Rx FIFO, and neither the
CPU nor the Rx shift register has accessed the
Rx FIFO within 4 character times of the last
byte. The timeout interrupt is cleared or reset
when the CPU reads the Rx FIFO or another
character enters it.
These FIFO related features allow optimization
of CPU/UART transactions and are especially
useful given the higer baud rate capability (256
kbaud).
相关PDF资料 |
PDF描述 |
|---|---|
| 38-00-5829 | 9 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SOLDER |
| 38-00-5830 | 10 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SOLDER |
| 38-00-5831 | 11 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SOLDER |
| 38-00-5832 | 12 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SOLDER |
| 38-00-5833 | 13 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SOLDER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 37MM140HR1240K | 制造商:Eaton Corporation 功能描述:400A Commercial Meter Stack, 3PH, 7 Jaw Bolt On Socket, K Ba |
| 37MM140R1240K | 制造商:Eaton Corporation 功能描述:400A Commercial Meter Stack, 3PH, 7 Jaw Bolt On Socket, K Ba |
| 37MM420R12 | 制造商:Eaton Corporation 功能描述:3 PHASE, 7 JAW COMM METERING MODULE, 4 SOCKETS, 200A |
| 37MTXT4BHF | 制造商:Siemens 功能描述: |
| 37N | 制造商:APEX TOOL GROUP 功能描述:7 1/8 IN. FORGED STEEL, NICKEL PLATED, INDUSTRIAL STRAIGHT TRIMMER, INLAID 制造商:APEX TOOL GROUP 功能描述:7 1/8 IN. FORGED STEEL, NICKEL PLATED, INDUSTRIAL STRAIGHT TRIMMER, INLAID, Wiss |
发布紧急采购，3分钟左右您将得到回复。