- 您现在的位置：买卖IC网 > PDF目录156551 > 37M602 (SMSC Corporation) ENHANCED SUPER I/O CONTROLLER WITH INFRARED SUPPORT PDF资料下载
参数资料
| 型号： | 37M602 |
| 厂商： | SMSC Corporation |
| 英文描述： | ENHANCED SUPER I/O CONTROLLER WITH INFRARED SUPPORT |
| 中文描述： | 增强的超级I / O控制器，支持红外线 |
| 文件页数： | 167/182页 |
| 文件大小： | 650K |
| 代理商： | 37M602 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页当前第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页
85
EPP DATA PORT 3
ADDRESS OFFSET = 07H
The EPP Data Port 3 is located at an offset of
'07H' from the base address.
Refer to EPP
DATA PORT 0 for a description of operation.
This register is only available in EPP mode.
EPP 1.9 OPERATION
When
the
EPP
mode
is
selected
in
the
configuration register, the standard and bi-
directional modes are also available. If no EPP
Read, Write or Address cycle is currently
executing, then the PDx bus is in the standard or
bi-directional mode, and all output signals
(STROBE, AUTOFD, INIT) are as set by the
SPP Control Port and direction is controlled by
PCD of the Control port.
In EPP mode, the system timing is closely
coupled to the EPP timing. For this reason, a
watchdog timer is required to prevent system
lockup. The timer indicates if more than 10usec
have elapsed from the start of the EPP cycle
(nIOR or nIOW asserted) to nWAIT being
deasserted (after command).
If a time-out
occurs, the current EPP cycle is aborted and the
time-out condition is indicated in Status bit 0.
During an EPP cycle, if STROBE is active, it
overrides the EPP write signal forcing the PDx
bus to always be in a write mode and the
nWRITE signal to always be asserted.
Software Constraints
Before an EPP cycle is executed, the software
must ensure that the control register bit PCD is
a logic "0" (ie a 04H or 05H should be written to
the Control port). If the user leaves PCD as a
logic "1", and attempts to perform an EPP write,
the chip is unable to perform the write (because
PCD is a logic "1") and will appear to perform an
EPP read on the parallel bus, no error is
indicated.
EPP 1.9 Write
The timing for a write operation (address or
data) is shown in timing diagram EPP Write
Data or Address cycle.
IOCHRDY is driven
active low at the start of each EPP write and is
released when it has been determined that the
write cycle can complete.
The write cycle can
complete under the following circumstances:
1.
If the EPP bus is not ready (nWAIT is active
low) when nDATASTB or nADDRSTB goes
active then the write can complete when
nWAIT goes inactive high.
2.
If the EPP bus is ready (nWAIT is inactive
high) then the chip must wait for it to go
active low before changing the state of
nDATASTB, nWRITE or nADDRSTB. The
write
can
complete
once
nWAIT
is
determined inactive.
Write Sequence of operation
1.
The host selects an EPP register, places
data on the SData bus and drives nIOW
active.
2.
The chip drives IOCHRDY inactive (low).
3.
If WAIT is not asserted, the chip must wait
until WAIT is asserted.
4.
The chip places address or data on PData
bus, clears PDIR, and asserts nWRITE.
5.
Chip asserts nDATASTB or nADDRSTRB
indicating that PData bus contains valid
information, and the WRITE signal is valid.
6.
Peripheral deasserts nWAIT, indicating that
any setup requirements have been satisfied
and the chip may begin the termination
phase of the cycle.
7.
a)
The
chip
deasserts
nDATASTB
or
nADDRSTRB, this marks the beginning
of the termination phase. If it has not
already done so, the peripheral should
latch the information byte now.
b)
The chip latches the data from the
SData bus for the PData bus and
相关PDF资料 |
PDF描述 |
|---|---|
| 38-00-5829 | 9 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SOLDER |
| 38-00-5830 | 10 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SOLDER |
| 38-00-5831 | 11 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SOLDER |
| 38-00-5832 | 12 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SOLDER |
| 38-00-5833 | 13 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SOLDER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 37MM140HR1240K | 制造商:Eaton Corporation 功能描述:400A Commercial Meter Stack, 3PH, 7 Jaw Bolt On Socket, K Ba |
| 37MM140R1240K | 制造商:Eaton Corporation 功能描述:400A Commercial Meter Stack, 3PH, 7 Jaw Bolt On Socket, K Ba |
| 37MM420R12 | 制造商:Eaton Corporation 功能描述:3 PHASE, 7 JAW COMM METERING MODULE, 4 SOCKETS, 200A |
| 37MTXT4BHF | 制造商:Siemens 功能描述: |
| 37N | 制造商:APEX TOOL GROUP 功能描述:7 1/8 IN. FORGED STEEL, NICKEL PLATED, INDUSTRIAL STRAIGHT TRIMMER, INLAID 制造商:APEX TOOL GROUP 功能描述:7 1/8 IN. FORGED STEEL, NICKEL PLATED, INDUSTRIAL STRAIGHT TRIMMER, INLAID, Wiss |
发布紧急采购，3分钟左右您将得到回复。