- 您现在的位置：买卖IC网 > PDF目录67338 > 5962-9561501MLX (ANALOG DEVICES INC) 8-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, CDIP24 PDF资料下载
参数资料
| 型号： | 5962-9561501MLX |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | ADC |
| 英文描述： | 8-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, CDIP24 |
| 封装： | 0.300 INCH, HERMETIC SEALED, CERDIP-24 |
| 文件页数： | 10/22页 |
| 文件大小： | 203K |
| 代理商： | 5962-9561501MLX |
REV. B
AD7890
–18–
In the external clocking mode, it is possible to write data to the
Control Register or read data from the output register while a
conversion is in progress. The same data is presented in Figure
18 as in Figure 17 except that in this case the output data read
for the device occurs during conversion. These results are achieved
with a serial clock rate of 2.5 MHz. If a higher serial clock rate is
used, the code transition noise will degrade from that shown in
the plot of Figure 18. This has the effect of injecting noise onto
the die while bit decisions are being made and this increases the
noise generated by the AD7890. The histogram plot for 8192
conversions of the same dc input now shows a larger spread of
codes with the rms noise for the AD7890-2 increasing to 170
V.
This effect will vary depending on where the serial clock edges
appear with respect to the bit trials of the conversion process. It
is possible to achieve the same level of performance when reading
during conversion as when reading after conversion depending
on the relationship of the serial clock edges to the bit trial points
(i.e., the relationship of the serial clock edges to the CLK IN
edges). The bit decision points on the AD7890 are on the fall-
ing edges of the master clock (CLK IN) during the conversion
process. Clocking out new data bits at these points (i.e., the
rising edge of SCLK) is the most critical from a noise standpoint.
The most critical bit decisions are the MSBs, so to achieve the
level of performance outlined in Figure 18, reading within 1
s
after the rising edge of
CONVST should be avoided.
CODE
OCCURRENCES
OF
CODE
(X–4)
8000
7000
6000
5000
4000
3000
2000
1000
0
(X–3) (X–2) (X–1)
X
(X+1) (X+2) (X+3) (X+4)
SAMPLING FREQUENCY =
102.4kHz
TA = 25 C
Figure 18. Histogram of 8192 Conversions with Read
During Conversion
Writing data to the Control Register also has the effect of introduc-
ing digital activity onto the part while conversion is in progress.
However, since there are no output drivers active during a write
operation, the amount of current flowing on the die is less than
for a read operation. Therefore, the amount of noise injected
into the die is less than for a read operation. Figure 19 shows
the effect of a write operation during conversion. The histogram
plot for 8192 conversions of the same dc input now shows a
larger spread of codes than for ideal conditions but smaller than
for a read operation. The resulting rms noise for the AD7890-2
is 110
V. In this case, the serial clock frequency was 10 MHz.
CODE
OCCURRENCES
OF
CODE
(X–4)
8000
7000
6000
5000
4000
3000
2000
1000
0
(X–3) (X–2) (X–1)
X
(X+1) (X+2) (X+3) (X+4)
SAMPLING FREQUENCY =
102.4kHz
TA = 25 C
Figure 19. Histogram of 8192 Conversions with Write
During Conversion
Dynamic Performance
The AD7890 contains an on-chip track/hold, allowing the part
to sample input signals up to 50 kHz on any of its input chan-
nels. Many of the AD7890’s applications will simply require it
to sequence through low frequency input signals across its eight
channels. There may be some applications, however, for which
the dynamic performance of the converter out to 40 kHz input
frequency is of interest. It is recommended for these wider band
sampling applications that the hardware conversion start method
is used for reasons outlined previously.
These applications require information on the ADC’s effect on
the spectral content of the input signal. Signal to (Noise +
Distortion), total harmonic distortion, peak harmonic or spuri-
ous and intermodulation distortion are all specified. Figure 20
shows a typical FFT plot of a 10 kHz, 0 V to 2.5 V input after
being digitized by the AD7890-2 operating at a 102.4 kHz sam-
pling rate. The signal to (Noise + Distortion) is 71.5 dB and the
total harmonic distortion is –85 dB. It should be noted that
reading data from the part during conversion at 10 MHz serial
clock does have a significant impact on dynamic performance.
For sampling applications, it is therefore recommended not to
read data during conversion.
FREQUENCY – kHz
SIGNAL
AMPLITUDE
–
dB
–120
0
25.6
51.2
–90
–60
–30
0
F = /2
SAMPLE RATE = 102.4kHz
INPUT FREQUENCY = 10kHz
SNR = 71.5dB
TA = 25 C
Figure 20. AD7890 FFT Plot
相关PDF资料 |
PDF描述 |
|---|---|
| 5962-9562301QXA | 16-CHANNEL, SGL ENDED MULTIPLEXER, CDIP28 |
| 5962-9562302QXA | 8-CHANNEL, DIFFERENTIAL MULTIPLEXER, CDIP28 |
| 5962-9562302QXA | 8-CHANNEL, DIFFERENTIAL MULTIPLEXER, CDIP28 |
| 5962-9566702MEX | DUAL, SERIAL INPUT LOADING, 12-BIT DAC, CDIP16 |
| 5962-9566701MEX | DUAL, SERIAL INPUT LOADING, 12-BIT DAC, CDIP16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 5962-9562302Q2A | 制造商:Vishay Siliconix 功能描述:DUAL MARKED - DG407AZ/883 - Rail/Tube |
| 5962-9562901QCA | 制造商:Vishay Siliconix 功能描述:ANLG SW DUAL SPST 22V/36V 14CDIP - Rail/Tube |
| 5962-9563301Q2A | 制造商:Texas Instruments 功能描述:Pref DRVR Dual 4.5V to 5.5V 1375mW 20-Pin LCCC Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| 5962-9563301QPA | 制造商:Texas Instruments 功能描述:Pref DRVR Dual 4.5V to 5.5V 1050mW 8-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| 59629563901MGA | 制造商:AD 功能描述:AMP038JMD |
发布紧急采购，3分钟左右您将得到回复。