- 您现在的位置：买卖IC网 > PDF目录67338 > 5962-9561501MLX (ANALOG DEVICES INC) 8-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, CDIP24 PDF资料下载
参数资料
| 型号： | 5962-9561501MLX |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | ADC |
| 英文描述： | 8-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, CDIP24 |
| 封装： | 0.300 INCH, HERMETIC SEALED, CERDIP-24 |
| 文件页数： | 7/22页 |
| 文件大小： | 203K |
| 代理商： | 5962-9561501MLX |
REV. B
AD7890
–15–
SIMPLIFYING THE INTERFACE
To minimize the number of interconnect lines to the AD7890,
the user can connect the
RFS and TFS lines of the AD7890
together and read and write from the part simultaneously. In
this case, new control register data should be provided on the
DATA IN line selecting the input channel and possibly providing
a conversion start command while the part provides the result
from the conversion just completed on the DATA OUT line.
In the self-clocking mode, this means that the part provides all
the signals for the serial interface. It does require that the micro-
processor has the data to be written to the Control Register
available in its output register when the part brings the
TFS line
low. In the external clocking mode, it means that the user only
has to supply a single frame synchronization signal to control
both the read and write operations.
Care must be taken with this scheme that the read operation is
completed before the next conversion starts if the user wants to
obtain optimum performance from the part. In the case of the
software conversion start, the conversion command is written to
the Control Register on the sixth serial clock edge. However, the
read operation continues for another 10 serial clock cycles. To
avoid reading during the sampling instant or during conversion,
the user should ensure that the internal pulsewidth is sufficiently
long (by choosing CEXT) so that the read operation is completed
before the next conversion sequence begins. Failure to do this
will result in significantly degraded performance from the part,
both in terms of signal-to-noise ratio and dc parameters. In the
case of a hardware conversion start, the user should ensure that
the delay between the sixth falling edge of the serial clock in the
write operation and the next rising edge of
CONVST is greater
than the internal pulsewidth.
MICROPROCESSOR/MICROCONTROLLER INTERFACE
The AD7890’s flexible serial interface allows for easy connec-
tion to the serial ports of DSP processors and microcontrollers.
Figures 12 through 15 show the AD7890 interfaced to a num-
ber of different microcontrollers and DSP processors. In some
of the interfaces shown, the AD7890 is configured as the master
in the system, providing the serial clock and frame sync for the
read operation while in others it acts as a slave with these signals
provided by the microprocessor.
AD7890–8051 Interface
Figure 12 shows an interface between the AD7890 and the
8xC51 microcontroller. The AD7890 is configured for its exter-
nal clocking mode while the 8xC51 is configured for its Mode 0
serial interface mode. The diagram shown in Figure 12 makes
no provisions for monitoring when conversion is complete on
the AD7890 (assuming hardware conversion start is used). To
monitor the conversion time on the AD7890 a scheme such as
outlined previously with
CONVST can be used. This can be
implemented in two ways. One is to connect the
CONVST line
to another parallel port bit which is configured as an input. This
port bit can then be polled to determine when conversion is
complete. An alternative is to use an interrupt driven system in
which case the
CONVST line should be connected to the INT1
input of the 8XC51.
Since the 8xC51 contains only one serial data line, the DATA
OUT and DATA IN lines of the AD7890 must be connected
together. This means that the 8xC51 cannot communicate with
the output register and Control Register of the AD7890 at the
same time. The 8xC51 outputs the LSB first in a write opera-
tion so care should be taken in arranging the data which is to be
transmitted to the AD7890. Similarly, the AD7890 outputs the
MSB first during a read operation while the 8xC51 expects the
LSB first. Therefore, the data that is to be read into the serial
port needs to be rearranged before the correct data word from
the AD7890 is available in the microcontroller.
The serial clock rate from the 8xC51 is limited to significantly
less than the allowable input serial clock frequency with which
the AD7890 can operate. As a result, the time to read data from
the part will actually be longer than the conversion time of the
part. This means that the AD7890 cannot run at its maximum
throughput rate when used with the 8xC51.
AD7890
VDD
SMODE
RFS
TFS
DATA OUT
DATA IN
SCLK
8xC51
P1.0
P1.1
P3.0
P3.1
Figure 12. AD7890 to 8xC51 Interface
TFS (I)
SCLK (I)
DATA IN (I)
A2
A1
A0
NOTE:
(I) SIGNIFIES AN INPUT; (O) SIGNIFIES AN OUTPUT.
CONV
STBY
DON’T
CARE
DON’T
CARE
DON’T
CARE
t20
t21
t22
t23
Figure 11. External Clocking (Slave) Mode Control Register Write
相关PDF资料 |
PDF描述 |
|---|---|
| 5962-9562301QXA | 16-CHANNEL, SGL ENDED MULTIPLEXER, CDIP28 |
| 5962-9562302QXA | 8-CHANNEL, DIFFERENTIAL MULTIPLEXER, CDIP28 |
| 5962-9562302QXA | 8-CHANNEL, DIFFERENTIAL MULTIPLEXER, CDIP28 |
| 5962-9566702MEX | DUAL, SERIAL INPUT LOADING, 12-BIT DAC, CDIP16 |
| 5962-9566701MEX | DUAL, SERIAL INPUT LOADING, 12-BIT DAC, CDIP16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 5962-9562302Q2A | 制造商:Vishay Siliconix 功能描述:DUAL MARKED - DG407AZ/883 - Rail/Tube |
| 5962-9562901QCA | 制造商:Vishay Siliconix 功能描述:ANLG SW DUAL SPST 22V/36V 14CDIP - Rail/Tube |
| 5962-9563301Q2A | 制造商:Texas Instruments 功能描述:Pref DRVR Dual 4.5V to 5.5V 1375mW 20-Pin LCCC Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| 5962-9563301QPA | 制造商:Texas Instruments 功能描述:Pref DRVR Dual 4.5V to 5.5V 1050mW 8-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| 59629563901MGA | 制造商:AD 功能描述:AMP038JMD |
发布紧急采购，3分钟左右您将得到回复。