- 您现在的位置：买卖IC网 > PDF目录67338 > 5962-9561501MLX (ANALOG DEVICES INC) 8-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, CDIP24 PDF资料下载
参数资料
| 型号： | 5962-9561501MLX |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | ADC |
| 英文描述： | 8-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, CDIP24 |
| 封装： | 0.300 INCH, HERMETIC SEALED, CERDIP-24 |
| 文件页数： | 6/22页 |
| 文件大小： | 203K |
| 代理商： | 5962-9561501MLX |
REV. B
AD7890
–14–
Write Operation
Figure 9 shows a write operation to the Control Register of the
AD7890. The
TFS input is taken low to indicate to the part that
a serial write is about to occur.
TFS going low initiates the
SCLK output and this is used to clock data out of the proces-
sors serial port and into the Control Register of the AD7890.
The AD7890 Control Register requires only five bits of data.
These are loaded on the first five clock cycles of the serial clock
with data on all subsequent clock cycles being ignored. How-
ever, the part requires six serial clock cycles to load data to the
Control Register. Serial data to be written to the AD7890 must
be valid on the falling edge of SCLK.
External-Clocking Mode
The AD7890 is configured for its external clocking mode by
tying the SMODE pin of the device to a logic high. In this mode,
SCLK and
RFS of the AD7890 are configured as inputs. This
external-clocking mode is designed for direct interface to sys-
tems which provide a serial clock output which is synchronized
to the serial data output including microcontrollers such as the
80C51, 87C51, 68HC11 and 68HC05 and most digital signal
processors.
Read Operation
Figure 10 shows the timing diagram for reading from the AD7890
in the external-clocking mode.
RFS goes low to access data
from the AD7890. The serial clock input does not have to be
continuous. The serial data can be accessed in a number of
bytes. However,
RFS must remain low for the duration of the
data transfer operation. Once again, sixteen bits of data are
transmitted with one leading zero, followed by the three address
bits in the Control Register, followed by the 12-bit conversion
result starting with the MSB. If
RFS goes low during the high
time of SCLK, the leading zero is clocked out from the falling
edge of
RFS (as per Figure 10). If RFS goes low during the low
time of SCLK, the leading zero is clocked out on the next rising
edge of SCLK. This ensures that, regardless of whether
RFS
goes low during a high time or low time of SCLK, the leading
zero is valid on the first falling edge of SCLK after
RFS goes
low, provided t14 and t17 are adhered to. Serial data is clocked
out of the device on the rising edge of SCLK and is valid on the
falling edge of SCLK. At the end of the read operation, the
DATA OUT line is three-stated by a rising edge on either the
SCLK or
RFS inputs, whichever occurs first. If a serial read
from the output register is in progress when conversion is com-
plete, the updating of the output register is deferred until the
serial data read is complete and
RFS returns high.
Write Operation
Figure 11 shows a write operation to the Control Register of the
AD7890. As with the Self-Clocking mode, the
TFS input goes
low to indicate to the part that a serial write is about to occur.
As before, the AD7890 Control Register requires only five bits
of data. These are loaded on the first five clock cycles of the serial
clock with data on all subsequent clock cycles being ignored. How-
ever, the part requires six serial clocks to load data to the Control
Register. Serial data to be written to the AD7890 must be valid
on the falling edge of SCLK.
TFS (I)
SCLK (O)
DATA IN (I)
t4
t8
A2
A1
A0
NOTE:
(I) SIGNIFIES AN INPUT; (O) SIGNIFIES AN OUTPUT. PULL-UP RESISTOR ON SCLK.
CONV
STBY
DON’T
CARE
DON’T
CARE
DON’T
CARE
t3
t9
t10
t11
t12
Figure 9. Self-Clocking (Master) Mode Control Register Write
RFS (I)
SCLK (I)
DATA OUT (O)
NOTE:
(I) SIGNIFIES AN INPUT; (O) SIGNIFIES AN OUTPUT.
t13
t15
t16
t14
t17
t18
t19
t19A
THREE-STATE
LEADING
ZERO
A2
A1
A0
DB11
DB10
DB0
Figure 10. External Clocking (Slave) Mode Output Register Read
相关PDF资料 |
PDF描述 |
|---|---|
| 5962-9562301QXA | 16-CHANNEL, SGL ENDED MULTIPLEXER, CDIP28 |
| 5962-9562302QXA | 8-CHANNEL, DIFFERENTIAL MULTIPLEXER, CDIP28 |
| 5962-9562302QXA | 8-CHANNEL, DIFFERENTIAL MULTIPLEXER, CDIP28 |
| 5962-9566702MEX | DUAL, SERIAL INPUT LOADING, 12-BIT DAC, CDIP16 |
| 5962-9566701MEX | DUAL, SERIAL INPUT LOADING, 12-BIT DAC, CDIP16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 5962-9562302Q2A | 制造商:Vishay Siliconix 功能描述:DUAL MARKED - DG407AZ/883 - Rail/Tube |
| 5962-9562901QCA | 制造商:Vishay Siliconix 功能描述:ANLG SW DUAL SPST 22V/36V 14CDIP - Rail/Tube |
| 5962-9563301Q2A | 制造商:Texas Instruments 功能描述:Pref DRVR Dual 4.5V to 5.5V 1375mW 20-Pin LCCC Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| 5962-9563301QPA | 制造商:Texas Instruments 功能描述:Pref DRVR Dual 4.5V to 5.5V 1050mW 8-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| 59629563901MGA | 制造商:AD 功能描述:AMP038JMD |
发布紧急采购，3分钟左右您将得到回复。