- 您现在的位置：买卖IC网 > PDF目录97839 > 71M6513-IGTR/F (MAXIM INTEGRATED PRODUCTS INC) SPECIALTY ANALOG CIRCUIT, PQFP100 PDF资料下载
参数资料
| 型号： | 71M6513-IGTR/F |
| 厂商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分类： | 模拟信号调理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PQFP100 |
| 封装： | LEAD FREE, LQFP-100 |
| 文件页数： | 41/104页 |
| 文件大小： | 1390K |
| 代理商： | 71M6513-IGTR/F |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页当前第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页
71M6513/71M6513H
3-Phase Energy Meter IC
DATA SHEET
SEPTEMBER 2011
2005-2011 Teridian Semiconductor Corporation
Page: 41 of 104
A Maxim Integrated Products Brand
Physical Memory
Data bus address space is allocated to on-chip memory as shown in Table 54.
Address
(hex)
Memory
Technology
Memory Type
Typical Usage
Wait States
(at 5MHz)
Memory Size
(bytes)
0000-FFFF
Flash Memory
Non-volatile
Program and non-volatile
data
0
64KB
0000-07FF
Static RAM
Battery-buffered
MPU data RAM
0
2KB
1000-13FF
Static RAM
Volatile
CE data
5
1KB
2000-20FF
Static RAM
Volatile
Configuration RAM
(I/O RAM)
0
256
3000-3FFF
Static RAM
Volatile
CE Program code
5
4KB
Table 54: MPU Data Memory Map
Flash Memory: The 71M6513 includes 64KB of on-chip flash memory. The flash memory is intended to primarily contain MPU
program code. In a typical application, it also contains images of the CE program code, CE coefficients, MPU RAM, and I/O
RAM. On power-up, before enabling the CE, the MPU must copy these images to their respective memory locations.
The I/O RAM bit register FLASH66Z defines the pulse width for accessing flash memory. To minimize supply current draw,
this bit should be set to 1.
Flash erasure is initiated by writing a specific data pattern to specific SFR registers in the proper sequence. These special
pattern/sequence requirements prevent inadvertent erasure of the flash memory.
The mass erase sequence is:
1.
Write 1 to the FLSH_MEEN bit (SFR address 0xB2[1].
2.
Write pattern 0xAA to FLSH_ERASE (SFR address 0x94)
Note: The mass erase cycle can only be initiated when the ICE port is enabled.
The page erase sequence is:
1.
Write the page address to FLSH_PGADR (SFR address 0xB7[7:1]
2.
Write pattern 0x55 to FLSH_ERASE (SFR address 0x94)
Writing to flash memory:
The MPU may write to the flash memory for non-volatile data storage or when implementing a boot-loader. The I/O RAM
register FLSH_PWE (flash program write enable, SFR B2[0]) differentiates 80515 data store instructions (MOVX@DPTR,A)
between Flash and XRAM writes. Before setting FLSH_PWE, all interrupts need to be disabled by setting EAL =1. After the
write operation, FLSH_PWE must be cleared.
The original state of a flash byte is 0xFF (all bits are 1). Overwriting programmed flash cells with a different value usually re-
quires that the cell is erased first. Since cells cannot be erased individually, the page has to be copied to RAM, followed by a
page erase. After this, the page can be updated in RAM and then written back to the flash memory.
Writing to flash locations will affect the corresponding XRAM cells, i.e. 0x2000 to 0x20FF (I/O RAM), 0x0000 to
0x07FF (MPU RAM), plus CE DRAM and CE PRAM. It is critical to maintain the integrity of the cells 0x2000…0x2007
as a minimum (where important system settings are stored) during the flash-write operation. This can be achieved by
excluding the critical addresses from the write operation.
MPU RAM: The 71M6513 includes 2KB of static RAM memory on-chip (XRAM), which are backed-up by the battery plus 256-
bytes of internal RAM in the MPU core. The 2KB of static RAM are used for data storage during normal MPU operations.
CE DRAM: The CE DRAM is the data memory of the CE. The MPU can read and write the CE DRAM as the primary means of
data communication between the two processors.
CE PRAM: The CE PRAM is the program memory of the CE. The CE PRAM has to be loaded with CE code before the CE
starts operating. CE PRAM cannot be accessed by the MPU when the CE is running.
相关PDF资料 |
PDF描述 |
|---|---|
| 71M6513H-IGT/F | SPECIALTY ANALOG CIRCUIT, PQFP100 |
| 71M6513H-IGTR/F | SPECIALTY ANALOG CIRCUIT, PQFP100 |
| 71M6513-IGT/F | SPECIALTY ANALOG CIRCUIT, PQFP100 |
| 71M6515H-IGTW/F | SPECIALTY ANALOG CIRCUIT, PQFP64 |
| 71M6515H-IGTWR/F | SPECIALTY ANALOG CIRCUIT, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 71M6515H | 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:Energy Meter IC |
| 71M6515H_11 | 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:Up to 10ppmC precision ultra-stable voltage reference Digital temperature compensation |
| 71M6515H-DB | 功能描述:开发板和工具包 - 8051 71M6515H Demo Brd RoHS:否 制造商:Silicon Labs 产品:Development Kits 工具用于评估:C8051F960, Si7005 核心: 接口类型:USB 工作电源电压: |
| 71M6515H-IGT | 制造商:Maxim Integrated Products 功能描述:METERING FRONT END - Rail/Tube |
| 71M6515H-IGT/F | 功能描述:计量片上系统 - SoC Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。