- 您现在的位置：买卖IC网 > PDF目录122717 > 935271490512 (NXP SEMICONDUCTORS) 4 CHANNEL(S), 5M bps, SERIAL COMM CONTROLLER, PQCC68 PDF资料下载
参数资料
| 型号： | 935271490512 |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 4 CHANNEL(S), 5M bps, SERIAL COMM CONTROLLER, PQCC68 |
| 封装： | PLASTIC, MS-018, SOT-188-2, LCC-68 |
| 文件页数： | 11/56页 |
| 文件大小： | 715K |
| 代理商： | 935271490512 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
Philips Semiconductors
SC16C554/554D
Quad UART with 16-byte FIFO and infrared (IrDA) encoder/decoder
Product data
Rev. 02 — 13 March 2003
19 of 53
9397 750 11002
Koninklijke Philips Electronics N.V. 2003. All rights reserved.
6.11 DMA operation
The SC16C554/554D FIFO trigger level provides additional exibility to the user for
block mode operation. LSR[5,6] provide an indication when the transmitter is empty
or has an empty location(s). The user can optionally operate the transmit and receive
FIFOs in the DMA mode (FCR[3]). When the transmit and receive FIFOs are enabled
and the DMA mode is de-activated (DMA Mode 0), the SC16C554/554D activates the
interrupt output pin for each data transmit or receive operation. When DMA mode is
activated (DMA Mode 1), the user takes the advantage of block mode operation by
loading or unloading the FIFO in a block sequence determined by the preset trigger
level. In this mode, the SC16C554/554D sets the interrupt output pin when characters
in the transmit FIFOs are below the transmit trigger level, or the characters in the
receive FIFOs are above the receive trigger level.
6.12 Sleep mode
The SC16C554/554D is designed to operate with low power consumption. A special
sleep mode is included to further reduce power consumption when the chip is not
being used. With EFR[4] and IER[4] enabled (set to a logic 1), the SC16C554/554D
enters the sleep mode, but resumes normal operation when a start bit is detected, a
change of state on any of the modem input pins RX, RI, CTS, DSR, CD, or a transmit
data is provided by the user. If the sleep mode is enabled and the SC16C554/554D is
awakened by one of the conditions described above, it will return to the sleep mode
automatically after the last character is transmitted or read by the user. In any case,
the seep mode will not be entered while an interrupt(s) is pending. The
SC16C554/554D will stay in the sleep mode of operation until it is disabled by setting
IER[4] to a logic 0.
6.13 Loop-back mode
The internal loop-back capability allows on-board diagnostics. In the loop-back mode,
the normal modem interface pins are disconnected and recongured for loop-back
internally. MCR[0-3] register bits are used for controlling loop-back diagnostic testing.
In the loop-back mode, OP1 and OP2 in the MCR register (bits 2-3) control the
modem RI and CD inputs, respectively. MCR signals DTR and RTS (bits 0-1) are
used to control the modem CTS and DSR inputs, respectively. The transmitter output
(TX) and the receiver input (RX) are disconnected from their associated interface
pins, and instead are connected together internally (see Figure 8). The CTS, DSR,
CD, and RI are disconnected from their normal modem control input pins, and instead
are connected internally to DTR, RTS, OP1 and OP2. Loop-back test data is entered
into the transmit holding register via the user data bus interface, D0-D7. The transmit
UART serializes the data and passes the serial data to the receive UART via the
internal loop-back connection. The receive UART converts the serial data back into
parallel data that is then made available at the user data interface D0-D7. The user
optionally compares the received data to the initial transmitted data for verifying
error-free operation of the UART TX/RX circuits.
In this mode, the receiver and transmitter interrupts are fully operational. The Modem
Control Interrupts are also operational. However, the interrupts can only be read
using lower four bits of the Modem Status Register (MSR[0-3]) instead of the four
Modem Status Register bits 4-7. The interrupts are still controlled by the IER.
相关PDF资料 |
PDF描述 |
|---|---|
| 935271979118 | 8 I/O, PIA-GENERAL PURPOSE, PQCC16 |
| 935263358512 | 8-BIT, OTPROM, 20 MHz, MICROCONTROLLER, PDSO20 |
| 9UMS9633BKLFT | 166.67 MHz, OTHER CLOCK GENERATOR, PQCC48 |
| 935263686518 | 6 CHANNEL(S), 200M bps, SERIAL COMM CONTROLLER, PQFP64 |
| 9154A-04CS16 | 100 MHz, OTHER CLOCK GENERATOR, PDSO16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 935271933518 | 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA |
| 935271933551 | 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA |
| 935271933557 | 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA |
| 935271937518 | 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA |
| 935271937551 | 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA |
发布紧急采购，3分钟左右您将得到回复。