参数资料
型号: 935271490512
厂商: NXP SEMICONDUCTORS
元件分类: 微控制器/微处理器
英文描述: 4 CHANNEL(S), 5M bps, SERIAL COMM CONTROLLER, PQCC68
封装: PLASTIC, MS-018, SOT-188-2, LCC-68
文件页数: 8/56页
文件大小: 715K
代理商: 935271490512
Philips Semiconductors
SC16C554/554D
Quad UART with 16-byte FIFO and infrared (IrDA) encoder/decoder
Product data
Rev. 02 — 13 March 2003
16 of 53
9397 750 11002
Koninklijke Philips Electronics N.V. 2003. All rights reserved.
6.6 Hardware ow control
When automatic hardware ow control is enabled, the SC16C554/554D monitors the
CTS pin for a remote buffer overow indication and controls the RTS pin for local
buffer overows. Automatic hardware ow control is selected by setting EFR[6] (RTS)
and EFR[7] (CTS) to a logic 1. If CTS transitions from a logic 0 to a logic 1 indicating
a ow control request, ISR[5] will be set to a logic 1 (if enabled via IER[6,7]), and the
SC16C554/554D will suspend TX transmissions as soon as the stop bit of the
character in process is shifted out. Transmission is resumed after the CTS input
returns to a logic 0, indicating more data may be sent.
With the Auto RTS function enabled, an interrupt is generated when the receive FIFO
reaches the programmed trigger level. The RTS pin will not be forced to a logic 1
(RTS off), until the receive FIFO reaches the next trigger level. However, the RTS pin
will return to a logic 0 after the data buffer (FIFO) is unloaded to the next trigger level
below the programmed trigger. However, under the above described conditions, the
SC16C554/554D will continue to accept data until the receive FIFO is full.
6.7 Software ow control
When software ow control is enabled, the SC16C554/554D compares one or two
sequential receive data characters with the programmed Xon/Xoff or Xoff1,2
character value(s). If received character(s) match the programmed values, the
SC16C554/554D will halt transmission (TX) as soon as the current character(s) has
completed transmission. When a match occurs, the receive ready (if enabled via Xoff
IER[5]) ags will be set and the interrupt output pin (if receive interrupt is enabled) will
be activated. Following a suspension due to a match of the Xoff characters’ values,
the SC16C554/554D will monitor the receive data stream for a match to the Xon1,2
character value(s). If a match is found, the SC16C554/554D will resume operation
and clear the ags (ISR[4]).
Reset initially sets the contents of the Xon/Xoff 8-bit ow control registers to a logic 0.
Following reset, the user can write any Xon/Xoff value desired for software ow
control. Different conditions can be set to detect Xon/Xoff characters and
suspend/resume transmissions. When double 8-bit Xon/Xoff characters are selected,
the SC16C554/554D compares two consecutive receive characters with two software
ow control 8-bit values (Xon1, Xon2, Xoff1, Xoff2) and controls TX transmissions
accordingly. Under the above described ow control mechanisms, ow control
characters are not placed (stacked) in the user accessible RX data buffer or FIFO.
In the event that the receive buffer is overlling and ow control needs to be executed,
the SC16C554/554D automatically sends an Xoff message (when enabled) via the
serial TX output to the remote modem. The SC16C554/554D sends the Xoff1,2
Table 6:
Flow control mechanism
Selected trigger level
(characters)
INT pin activation
Negate RTS or
send Xoff
Assert RTS or
send Xon
11
4
1
44
8
4
8
12
8
14
10
相关PDF资料
PDF描述
935271979118 8 I/O, PIA-GENERAL PURPOSE, PQCC16
935263358512 8-BIT, OTPROM, 20 MHz, MICROCONTROLLER, PDSO20
9UMS9633BKLFT 166.67 MHz, OTHER CLOCK GENERATOR, PQCC48
935263686518 6 CHANNEL(S), 200M bps, SERIAL COMM CONTROLLER, PQFP64
9154A-04CS16 100 MHz, OTHER CLOCK GENERATOR, PDSO16
相关代理商/技术参数
参数描述
935271933518 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA
935271933551 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA
935271933557 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA
935271937518 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA
935271937551 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA