参数资料
型号: 935271490512
厂商: NXP SEMICONDUCTORS
元件分类: 微控制器/微处理器
英文描述: 4 CHANNEL(S), 5M bps, SERIAL COMM CONTROLLER, PQCC68
封装: PLASTIC, MS-018, SOT-188-2, LCC-68
文件页数: 3/56页
文件大小: 715K
代理商: 935271490512
Philips Semiconductors
SC16C554/554D
Quad UART with 16-byte FIFO and infrared (IrDA) encoder/decoder
Product data
Rev. 02 — 13 March 2003
11 of 53
9397 750 11002
Koninklijke Philips Electronics N.V. 2003. All rights reserved.
IOW
18
9
31
I
Input/Output Write strobe (Active-LOW). This function is
associated with the 16 mode only. A logic 0 transition on this pin will
transfer the contents of the data bus (D0-D7) from the external CPU
to an internal register that is dened by address bits A0-A2. When
the 16 mode is selected (PLCC68), this pin functions as R/W (see
denition under R/W).
IRQ
15
-
O
Interrupt Request or Interrupt ‘A’. This function is associated with
the 68 mode only. In the 68 mode, interrupts from UART channels
A-D are wire-ORed internally to function as a single IRQ interrupt.
This pin transitions to a logic 0 (if enabled by the interrupt enable
register) whenever a UART channel(s) requires service. Individual
channel interrupt status can be determined by addressing each
channel through its associated internal register, using CS and A3-A4.
In the 68 mode, and external pull-up resistor must be connected
between this pin and VCC. The function of this pin changes to INTA
when operating in the 16 mode (see denition under INTA).
NC
21, 49,
52, 54,
55, 65
-
1, 10,
20, 21,
30, 40,
41, 49,
52, 60,
71, 80
-
Not connected.
RESET,
RESET
37
27
53
I
Reset. In the 16 mode, a logic 1 on this pin will reset the internal
registers and all the outputs. The UART transmitter output and the
receiver input will be disabled during reset time. (See Section 7.11
When 16/68 is a logic 0 (68 mode), this pin functions similarly, bus as
an inverted reset interface signal, RESET.
RIA, RIB,
RIC, RID
8, 28,
42, 62
63, 19,
30, 50
18, 43,
58, 3
I
Ring Indicator (Active-LOW). These inputs are associated with
individual UART channels, A through D. A logic 0 on this pin indicates
the modem has received a ringing signal from the telephone line. A
logic 1 transition on this input pin will generate an interrupt.
RTSA, RTSB,
RTSC, RTSD
14, 22,
48, 56
5, 13,
36, 44
26, 35,
66, 75
O
Request to Send (Active-LOW). These outputs are associated with
individual UART channels, A through D. A logic 0 on the RTS pin
indicates the transmitter has data ready and waiting to send. Writing
a logic 1 in the modem control register MCR[1] will set this pin to a
logic 0, indicating data is available. After a reset this pin will be set to
a logic 1. This pin only affects the transmit and receive operations
when Auto RTS function is enabled via the Enhanced Feature
Register (EFR[6]) for hardware ow control operation.
R/W18
-
I
Read/Write strobe. This function is associated with the 68 mode
only. This pin provides the combined functions for Read or Write
strobes.
Logic 1 = Read from UART register selected by CS and A0-A4.
Logic 0 = Write to UART register selected by CS and A0-A4.
Table 2:
Pin description…continued
Symbol
Pin
Type
Description
PLCC68 LQFP64 LQFP80
相关PDF资料
PDF描述
935271979118 8 I/O, PIA-GENERAL PURPOSE, PQCC16
935263358512 8-BIT, OTPROM, 20 MHz, MICROCONTROLLER, PDSO20
9UMS9633BKLFT 166.67 MHz, OTHER CLOCK GENERATOR, PQCC48
935263686518 6 CHANNEL(S), 200M bps, SERIAL COMM CONTROLLER, PQFP64
9154A-04CS16 100 MHz, OTHER CLOCK GENERATOR, PDSO16
相关代理商/技术参数
参数描述
935271933518 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA
935271933551 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA
935271933557 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA
935271937518 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA
935271937551 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA