- 您现在的位置：买卖IC网 > Datasheet目录306 > A3941KLPTR-T (Allegro Microsystems Inc)IC MOSFET FULL BRDG AUTO 28TSSOP Datasheet资料下载
参数资料
| 型号： | A3941KLPTR-T |
| 厂商： | Allegro Microsystems Inc |
| 文件页数： | 15/21页 |
| 文件大小： | 0K |
| 描述： | IC MOSFET FULL BRDG AUTO 28TSSOP |
| 标准包装： | 1 |
| 配置： | 半桥 |
| 输入类型： | PWM |
| 延迟时间： | 90ns |
| 配置数： | 1 |
| 输出数： | 4 |
| 电源电压： | 5.5 V ~ 50 V |
| 工作温度： | -40°C ~ 150°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-SOIC（0.173"，4.40mm 宽）裸露焊盘 |
| 供应商设备封装： | 28-TSSOP 裸露焊盘 |
| 包装： | 标准包装 |
| 产品目录页面： | 1140 (CN2011-ZH PDF) |
| 其它名称： | 620-1236-6 |
A3941
Automotive Full Bridge MOSFET Driver
(1)
For R DEAD values between 3 k Ω and 240 k Ω , at 25°C the nomi-
nal value of t DEAD in ns can be approximated by:
7200
t DEAD (nom) = 50 + ,
1.2 + (200 / R DEAD )
where R DEAD is in k Ω . Greatest accuracy is obtained for values
of R DEAD between 6 and 60 k Ω , which are shown in figure 3.
The I DEAD current can be estimated by:
PWML=0). This effectively short-circuits the back EMF of the
motor, creating a breaking torque.
During braking, the load current can be approximated by:
V BEMF
I BRAKE = , (3)
R L
where V BEMF is the voltage generated by the motor and R L is the
resistance of the phase winding.
I DEAD =
1.2
R DEAD
.
(2)
Care must be taken during braking to ensure that maximum rat-
ings of the power FETs are not exceeded. Dynamic braking is
The maximum dead time, 6 μ s typical, can be set by connecting
the RDEAD pin directly to the V5 pin.
The choice of power FET and external series gate resistance
determine the selection of the dead-time resistor, R DEAD . The
dead time should be long enough to ensure that one FET in a
phase has stopped conducting before the complementary FET
starts conducting. This should also take into account the tolerance
and variation of the FET gate capacitance, the series gate resis-
tance, and the on-resistance of the A3941 internal drives.
Dead time will be present only if the on-command for one FET
occurs within t DEAD after the off-command for its complementary
FET. In the case where one side of a phase drive is permanently
off, for example when using diode rectification with slow decay,
then the dead time will not occur. In this case the gate drive will
turn on within the specified propagation delay after the corre-
sponding phase input goes high. (Refer to the Gate Drive Timing
diagrams.)
equivalent to slow decay with synchronous rectification.
Bootstrap Capacitor Selection
The bootstrap capacitors, C BOOTx , must be correctly selected to
ensure proper operation of the A3941. If the capacitances are too
high, time will be wasted charging the capacitor, resulting in a
limit on the maximum duty cycle and the PWM frequency. If the
capacitances are too low, there can be a large voltage drop at the
time the charge is transferred from C BOOTx to the FET gate, due
to charge sharing.
To keep this voltage drop small, the charge in the bootstrap
capacitor, Q BOOT , should be much larger than the charge required
by the gate of the FET, Q GATE . A factor of 20 is a reasonable
value, and the following formula can be used to calculate the
value for C BOOT :
Q BOOT = C BOOT × V BOOT = Q GATE × 20 ,
Fault Blank Time
To avoid false short fault detection, the output from the V DS
monitor for any FET is ignored when that FET is off and for a
therefore:
C BOOT =
Q GATE × 20
V BOOT
,
(4)
period of time after it is turned on. This period of time is the fault
blank time. Its length is the dead time, t DEAD , plus an additional
period of time that compensates for the delay in the V DS moni-
tors. This additional delay is typically 300 to 600 ns.
where V BOOT is the voltage across the bootstrap capacitor.
The voltage drop across the bootstrap capacitor as the FET is
being turned on, ? V , can be approximated by:
Braking
? V ≈
Q GATE
C BOOT
.
(5)
The A3941 can be used to perform dynamic braking either by
forcing all low-side FETs on and all high-side FETs off (SR=1,
PWMH=0, and PWML=1) or conversely by forcing all low-
side FETs off and all high-side FETs on (SR=1, PWMH=1, and
So, for a factor of 20, ? V would be approximately 5% of V BOOT .
The maximum voltage across the bootstrap capacitor under
normal operating conditions is V REG (max). However, in some
circumstances the voltage may transiently reach 18 V, the clamp
Allegro MicroSystems, LLC
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com
15
相关PDF资料 |
PDF描述 |
|---|---|
| A3942KLGTR-T | IC GATE DVR QUAD HISIDE 38-TSSOP |
| A3944KLPTR-T | IC PREDRIVER MOSFET 6CH TSSOP |
| A3985SLDTR-T | IC MOSFET DRVR PROG DUAL 38TSSOP |
| A4933KJPTR-T | IC PREDRIVER MOSFET 3PH 48LQFP |
| A4935KJPTR-T | IC MOSFET DVR AUTO 3PH 48-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| A3942 | 制造商:ALLEGRO 制造商全称:Allegro MicroSystems 功能描述:Quad High-Side Gate Driver |
| A3942KLG-T | 制造商:Allegro MicroSystems LLC 功能描述:IC,Quad MOSFET Driver,TSSOP,38PIN,PLASTIC |
| A3942KLGTR-T | 功能描述:IC GATE DVR QUAD HISIDE 38-TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - MOSFET，电桥驱动器 - 外部开关 系列:- 标准包装:5 系列:- 配置:低端 输入类型:非反相 延迟时间:600ns 电流 - 峰:12A 配置数:1 输出数:1 高端电压 - 最大（自引导启动）:- 电源电压:14.2 V ~ 15.8 V 工作温度:-20°C ~ 60°C 安装类型:通孔 封装/外壳:21-SIP 模块 供应商设备封装:模块 包装:散装 配用:BG2A-NF-ND - KIT DEV BOARD FOR IGBT 其它名称:835-1063 |
| A39438-000 | 制造商:TE Connectivity 功能描述:3012-11-230510-CS2324 |
| A3944 | 制造商:ALLEGRO 制造商全称:Allegro MicroSystems 功能描述:Automotive, Low-Side FET Pre-Driver |
发布紧急采购，3分钟左右您将得到回复。