- 您现在的位置：买卖IC网 > Datasheet目录306 > A3941KLPTR-T (Allegro Microsystems Inc)IC MOSFET FULL BRDG AUTO 28TSSOP Datasheet资料下载
参数资料
| 型号： | A3941KLPTR-T |
| 厂商： | Allegro Microsystems Inc |
| 文件页数： | 17/21页 |
| 文件大小： | 0K |
| 描述： | IC MOSFET FULL BRDG AUTO 28TSSOP |
| 标准包装： | 1 |
| 配置： | 半桥 |
| 输入类型： | PWM |
| 延迟时间： | 90ns |
| 配置数： | 1 |
| 输出数： | 4 |
| 电源电压： | 5.5 V ~ 50 V |
| 工作温度： | -40°C ~ 150°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-SOIC（0.173"，4.40mm 宽）裸露焊盘 |
| 供应商设备封装： | 28-TSSOP 裸露焊盘 |
| 包装： | 标准包装 |
| 产品目录页面： | 1140 (CN2011-ZH PDF) |
| 其它名称： | 620-1236-6 |
A3941
Automotive Full Bridge MOSFET Driver
P CPUMP = [( 2 V BB ) – V REG ] I AV , for V BB < 15 V,
or
= [ V BB – V REG ] I AV , for V BB ≥ 15 V,
P SWITCHING = Q GATE × V REG × N × f PWM × Ratio ;
(9)
(10)
? Sensitive connections such as RDEAD and VDSTH, which
have very little ground current, should be connected to the Quiet
ground (refer to figure 4), which is connected independently,
closest to the GND pin. These sensitive components should
never be connected directly to the supply common or to a
where:
I AV = Q GATE × N × f PWM ,
N is the number of FETs switching during a PWM cycle, and
common ground plane. They must be referenced directly to the
GND pin.
? The supply decoupling for VBB, VREG, and V5 should
Ratio =
10
R GATE + 10
.
be connected to the Controller Supply ground, which is
independently connected close to the GND pin. The decoupling
N = 1 for slow decay with diode recirculation, N = 2 for slow decay
with synchronous rectification or for fast decay with diode recir-
culation, and N = 4 for fast decay with synchronous rectification.
Layout Recommendations
Careful consideration must be given to PCB layout when design-
ing high frequency, fast switching, high current circuits. The
following are recommendations regarding some of these consid-
erations:
? The A3941 ground, GND, and the high-current return of the
external FETs should return separately to the negative side
of the motor supply filtering capacitor. This will minimize
the effect of switching noise on the device logic and analog
reference.
? The exposed thermal pad should be connected to the GND
pin and may form part of the Controller Supply ground (see
figure 4).
? Minimize stray inductance by using short, wide copper traces at
the drain and source terminals of all power FETs. This includes
motor lead connections, the input power bus, and the common
source of the low-side power FETs. This will minimize voltages
induced by fast switching of large load currents.
? Consider the use of small (100 nF) ceramic decoupling
capacitors across the sources and drains of the power FETs to
limit fast transient voltage spikes caused by the inductance of
the circuit trace.
? Keep the gate discharge return connections Sx and LSS as short
as possible. Any inductance on these traces will cause negative
transitions on the corresponding A3941 pins, which may exceed
the absolute maximum ratings. If this is likely, consider the use
of clamping diodes to limit the negative excursion on these pins
with respect to GND.
capacitors should also be connected as close as practicable to
the relevant supply pin.
? If layout space is limited, then the Quiet and Controller Supply
grounds may be combined. In this case, ensure that the ground
return of the dead time resistor is close to the GND pin.
? Check the peak voltage excursion of the transients on the LSS
pin with reference to the GND pin, using a close grounded (tip
and barrel) probe. If the voltage at LSS exceeds the absolute
maximum shown in this datasheet, add either or both of
additional clamping and capacitance between the LSS pin and
the GND pin, as shown in figure 4.
? Gate charge drive paths and gate discharge return paths may
carry a large transient current pulse. Therefore, the traces from
GHx, GLx, Sx, and LSS should be as short as possible to reduce
the circuit trace inductance.
? Provide an independent connection from LSS to the common
point of the power bridge. It is not recommended to connect
LSS directly to the GND pin, as this may inject noise into
sensitive functions such as the timer for dead time.
? A low-cost diode can be placed in the connection to VBB to
provide reverse battery protection. In reverse battery conditions,
it is possible to use the body diodes of the power FETs to clamp
the reverse voltage to approximately 4 V. In this case, the
additional diode in the VBB connection will prevent damage
to the A3941 and the VDRAIN input will survive the
reverse voltage.
Note that the above are only recommendations. Each application
is different and may encounter different sensitivities. A driver
running a few amps will be less susceptible than one running with
150 A, and each design should be tested at the maximum current
to ensure any parasitic effects are eliminated.
Allegro MicroSystems, LLC
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com
17
相关PDF资料 |
PDF描述 |
|---|---|
| A3942KLGTR-T | IC GATE DVR QUAD HISIDE 38-TSSOP |
| A3944KLPTR-T | IC PREDRIVER MOSFET 6CH TSSOP |
| A3985SLDTR-T | IC MOSFET DRVR PROG DUAL 38TSSOP |
| A4933KJPTR-T | IC PREDRIVER MOSFET 3PH 48LQFP |
| A4935KJPTR-T | IC MOSFET DVR AUTO 3PH 48-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| A3942 | 制造商:ALLEGRO 制造商全称:Allegro MicroSystems 功能描述:Quad High-Side Gate Driver |
| A3942KLG-T | 制造商:Allegro MicroSystems LLC 功能描述:IC,Quad MOSFET Driver,TSSOP,38PIN,PLASTIC |
| A3942KLGTR-T | 功能描述:IC GATE DVR QUAD HISIDE 38-TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - MOSFET，电桥驱动器 - 外部开关 系列:- 标准包装:5 系列:- 配置:低端 输入类型:非反相 延迟时间:600ns 电流 - 峰:12A 配置数:1 输出数:1 高端电压 - 最大（自引导启动）:- 电源电压:14.2 V ~ 15.8 V 工作温度:-20°C ~ 60°C 安装类型:通孔 封装/外壳:21-SIP 模块 供应商设备封装:模块 包装:散装 配用:BG2A-NF-ND - KIT DEV BOARD FOR IGBT 其它名称:835-1063 |
| A39438-000 | 制造商:TE Connectivity 功能描述:3012-11-230510-CS2324 |
| A3944 | 制造商:ALLEGRO 制造商全称:Allegro MicroSystems 功能描述:Automotive, Low-Side FET Pre-Driver |
发布紧急采购，3分钟左右您将得到回复。