参数资料
型号: AD2S1210BSTZ
厂商: Analog Devices Inc
文件页数: 15/36页
文件大小: 0K
描述: IC CONV R/D 10-16BIT 48-LQFP
标准包装: 1
类型: R/D 转换器
分辨率(位): 10,12,14,16 b
数据接口: 串行,并联
电压电源: 模拟和数字
电源电压: 4.75 V ~ 5.25 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 48-LQFP
供应商设备封装: 48-LQFP(7x7)
包装: 托盘
产品目录页面: 790 (CN2011-ZH PDF)
配用: EVAL-AD2S1210EDZ-ND - BOARD EVAL AD2S1210
AD2S1210
Rev. A | Page 22 of 36
DOS RESET MAXIMUM AND MINIMUM
THRESHOLD REGISTERS
Table 16. 8-Bit Registers
Address
Bit
Read/Write
0x8B
D7 to D0
Read/write
0x8C
D7 to D0
Read/write
The AD2S1210 continuously stores the minimum and maximum
magnitude of the monitor signal in internal registers. The differ-
ence between the minimum and maximum is calculated to
determine if a DOS mismatch has occurred. The initial values
for the minimum and maximum internal registers must be
defined by the user. When the fault register is cleared, the
registers that store the maximum and minimum amplitudes of
the monitor signal are reset to the values stored in the DOS reset
maximum and minimum threshold registers. The resolution of
the DOS reset maximum and minimum thresholds is seven bits
each, that is, 38 mV. Note that the MSB, D7, should be set to
0.To ensure correct operation, it is recommended that the DOS
reset minimum threshold register be set to at least 1 LSB less
than the DOS overrange threshold, and the DOS reset maximum
threshold register be set to at least 1 LSB greater than the LOS
threshold register. The default value of the DOS reset minimum
threshold register and the DOS reset maximum threshold
register are 3.99 V and 2.28 V, respectively.
LOT HIGH THRESHOLD REGISTER
Table 17. 8-Bit Register
Address
Bit
Read/Write
0x8D
D7 to D0
Read/write
The LOT high threshold register determines the loss of position
tracking threshold for the AD2S1210. The LOT high threshold
is a 7-bit word. Note that the MSB, D7, should be set to 0. The
range of the LOT high threshold, the LSB size, and the default
value of the LOT high threshold on power-up are dependent on
the resolution setting of the AD2S1210, and are outlined in
LOT LOW THRESHOLD REGISTER
Table 18. 8-Bit Register
Address
Bit
Read/Write
0x8E
D7 to D0
Read/write
The LOT low threshold register determines the level of hysteresis
on the loss of position tracking fault detection. Loss of tracking
(LOT) occurs when the internal error signal of the AD2S1210
exceeds the LOT high threshold. LOT has hysteresis and is not
cleared until the internal error signal is less than the value defined
in the LOT low threshold register. The LOT low threshold is a
7-bit word. Note that the MSB, D7, should be set to 0. The range
of the LOT high threshold, the LSB size, and the default value of
the LOT high threshold on power-up are dependent on the resolu-
tion setting of the AD2S1210, and are outlined in Table 19.
Table 19. LOT High/Low Threshold
Resolution
(Bits)
Range
(Degrees)
LSB Size
(Degrees)
LOT Low
Default
(Degrees)
LOT High
Default
(Degrees)
10
0 to 45
0.35
2.5
12.5
12
0 to 18
0.14
1.0
5.0
14
0 to 9
0.09
0.5
2.5
16
0 to 9
0.09
0.5
2.5
EXCITATION FREQUENCY REGISTER
Table 20. 8-Bit Register
Address
Bit
Read/Write
0x91
D7 to D0
Read/write
The excitation frequency register determines the frequency of
the excitation outputs of the AD2S1210. A 7-bit frequency control
word is written to the register to set the excitation frequency.
Note that the MSB, D7, should be set to 0.
(
)
CLKIN
f
Frequency
Excitation
FCW
15
2
×
=
(9)
where FCW is the frequency control word and fCLKIN is the clock
frequency of the AD2S1210. The specified range of the excitation
frequency is from 2 kHz to 20 kHz and can be set in increments
of 250 Hz. To ensure that the AD2S1210 is operated within the
specified frequency range, the frequency control word should
be a value between 0x4 and 0x50.
For example, if the user requires an excitation frequency of 5 kHz
and has an 8.192 MHz clock frequency, the code that needs to
be programmed is given by
(
)
14
MHz
192
.
8
2
kHz
5
15
=
×
=
FCW
(hexadecimal)
The default excitation frequency of the AD2S1210 on power-up
is 10 kHz.
CONTROL REGISTER
Table 21. 8-Bit Register
Address
Bit
Read/Write
0x92
D7 to D0
Read/write
The control register is an 8-bit register that sets the AD2S1210
control modes. The default value of the control register on
power-up is 0x7E.
Table 22. Control Register Bit Descriptions
Bit
Description
D7
Address/data bit
D6
Reserved; set to 1
D5
Phase lock range
0 = 360°, 1 = ±44°
D4
0 = disable hysteresis, 1 = enable hysteresis
D3
Set Encoder Resolution EnRES1
D2
Set Encoder Resolution EnRES0
D1
Set Resolution RES1
D0
Set Resolution RES0
相关PDF资料
PDF描述
V110A24M300B CONVERTER MOD DC/DC 24V 300W
AD7606BSTZ-6 IC DAS W/ADC 16BIT 6CH 64LQFP
AD2S1210CSTZ IC CONV R/D VAR RES OSC 48-LQFP
VI-24P-MY-S CONVERTER MOD DC/DC 13.8V 50W
AD7607BSTZ IC DAS W/ADC 14BIT 8CH 64LQFP
相关代理商/技术参数
参数描述
AD2S1210BSTZ-DASSAULT 制造商:Analog Devices 功能描述:
AD2S1210CSTZ 功能描述:IC CONV R/D VAR RES OSC 48-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - ADCs/DAC - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:数据采集系统(DAS) 分辨率(位):16 b 采样率(每秒):21.94k 数据接口:MICROWIRE?,QSPI?,串行,SPI? 电压电源:模拟和数字 电源电压:1.8 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:40-WFQFN 裸露焊盘 供应商设备封装:40-TQFN-EP(6x6) 包装:托盘
AD2S1210DSTZ 功能描述:IC CONV R/D VAR RES OSC 48LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - ADCs/DAC - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:数据采集系统(DAS) 分辨率(位):16 b 采样率(每秒):21.94k 数据接口:MICROWIRE?,QSPI?,串行,SPI? 电压电源:模拟和数字 电源电压:1.8 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:40-WFQFN 裸露焊盘 供应商设备封装:40-TQFN-EP(6x6) 包装:托盘
AD2S1210DSTZ 制造商:Analog Devices 功能描述:IC, ADC, 16BIT, PARALLEL, SERIAL, LQFP-4
AD2S1210SST-EP-RL7 功能描述:模数转换器 - ADC IC 10-16 Bit R/D Cnvtr w/Ref Oscilltr RoHS:否 制造商:Analog Devices 通道数量: 结构: 转换速率: 分辨率: 输入类型: 信噪比: 接口类型: 工作电源电压: 最大工作温度: 安装风格: 封装 / 箱体: