参数资料
| 型号： | AD2S1210BSTZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 9/36页 |
| 文件大小： | 0K |
| 描述： | IC CONV R/D 10-16BIT 48-LQFP |
| 标准包装： | 1 |
| 类型： | R/D 转换器 |
| 分辨率（位）： | 10，12，14，16 b |
| 数据接口： | 串行，并联 |
| 电压电源： | 模拟和数字 |
| 电源电压： | 4.75 V ~ 5.25 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-LQFP |
| 供应商设备封装： | 48-LQFP（7x7） |
| 包装： | 托盘 |
| 产品目录页面： | 790 (CN2011-ZH PDF) |
| 配用： | EVAL-AD2S1210EDZ-ND - BOARD EVAL AD2S1210 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
AD2S1210
Rev. A | Page 17 of 36
Angular Latency =
×
amplitude
cosine
sine
threshold
LOS
Arc
/
max
cos
2
(5)
The preceding equation is based on the worst-case angular
error, which can be seen by the AD2S1210 before an LOS fault
is indicated. This occurs if one of the resolver input signals,
either sine or cosine, is lost while the remaining signal is at its
peak amplitude, for example, if the sine input is lost while the
input angle is 90°. The worst-case angular latency is twice the
worst-case angular error.
Signal Degradation Detection
The AD2S1210 indicates that a degradation of signal (DOS) has
occurred for two separate conditions.
When either resolver input (sine or cosine) exceeds the
specified DOS sine/cosine threshold. This threshold is
defined by the user and is set by writing to the internal
register, Address 0x89 (see the Register Map section).
When the amplitudes of the input signals, sine and cosine,
mismatch by more than the specified DOS sine/cosine
mismatch threshold. This threshold is defined by the user
and is set by writing to the internal register, Address 0x8A
(see the Register Map section). The AD2S1210 continuously
stores the minimum and maximum magnitude of the moni-
tor signal in internal registers. The difference between the
minimum and maximum is calculated to determine if a
DOS mismatch has occurred. The initial values for the
minimum and maximum internal registers must be defined
by the user, at Address 0x8C and Address 0x8B, respectively
(see the Register Map section).
DOS is indicated by a logic low on the DOS pin. When DOS is
indicated, the output is latched low until the user enters configura-
tion mode and reads the fault register. The DOS condition has
priority over the LOT condition, as shown in Table 6. To deter-
mine the cause of the DOS fault detection, the user must read
the fault register, Address 0xFF (see the Register Map section).
Time Latency for LOS and DOS Detection
Note that the monitor signal is generated on the active edge of
the internal AD2S1210 clock. The internal clock is generated
by dividing the externally applied CLKIN frequency by 2; for
example, when using a CLKIN frequency of 8.192 MHz the
internal AD2S1210 clock is 4.096 MHz. The AD2S1210 conti-
nuously stores the minimum and maximum magnitude of the
monitor signal in internal registers. The values stored in these
internal registers are compared to the LOS and DOS thresholds
configured by the user at set intervals. This interval, known as
the window counter period, is dependent on the excitation
frequency configured by the user. It is set to ensure that two
window counter periods include at least one full period of the
excitation frequency applied to the resolver. The window
counter period is defined in terms of internal clock cycles. The
window counter periods for the range of excitation frequencies
on the AD2S1210 are outlined in Table 5.
Table 5. Window Counter Period vs. Excitation Frequency
Range, CLKIN = 8.192 MHz
Excitation Frequency
Range
Number of
Internal Clock
Cycles
Window
Counter Period
2 kHz ≤ Exc Freq < 4 kHz
1065
260
4 kHz ≤ Exc Freq < 8 kHz
554
135.25
8 kHz ≤ Exc Freq ≤ 20 kHz
256
62.5
1 CLKIN = 8.192 MHz. The window counter period scales with clock frequency
and can be calculated by multiplying the number of internal clock cycles by
the period of the internal clock frequency, that is, CLKIN/2.
The AD2S1210 detects an LOS or DOS due to the resolver inputs
(sine or cosine) falling below or exceeding the LOS and DOS
thresholds within two window counter periods. For example,
with an excitation frequency of 10 kHz, a fault is detected within
125 μs. A persistent fault is detected within one window counter
period of the reading and clearing the fault register.
Note that the time latency to detect the occurrence of a DOS
mismatch fault is dependent on the speed of rotation of the
resolver. The worst-case time latency to detect a DOS mismatch
fault is the time required for one full rotation of the resolver.
Loss of Position Tracking Detection
The AD2S1210 indicates that a loss of tracking (LOT) has
occurred when
The internal error signal of the AD2S1210 has exceeded
the specified angular threshold. This threshold is defined
by the user and is set by writing to the internal register,
Address 0x8D (see the Register Map section).
The input signal exceeds the maximum tracking rate. The
maximum tracking rate depends on the resolution defined
by the user and the CLKIN frequency.
LOT is indicated by a logic low on the LOT pin and is not latched.
LOT has hysteresis and is not cleared until the internal error
signal is less than the value defined in the LOT low threshold
register, Address 0x8E (see the Register Map section).
When the maximum tracking rate is exceeded, LOT is cleared
only if the velocity is less than the maximum tracking rate and
the internal error signal is less than the value defined in the LOT
low threshold register. LOT can be indicated for step changes in
position (such as after a RESET signal is applied to the AD2S1210).
It is also useful as a built-in test to indicate that the tracking
converter is functioning properly. The LOT condition has lower
priority than both the DOS and LOS conditions, as shown in
. The LOT and DOS conditions cannot be indicated using
the LOT and DOS pins at the same time. However, both condi-
tions are indicated separately in the fault register. To determine
the cause of the LOT fault detection, the user must read the fault
register, Address 0xFF (see the
section).
相关PDF资料 |
PDF描述 |
|---|---|
| V110A24M300B | CONVERTER MOD DC/DC 24V 300W |
| AD7606BSTZ-6 | IC DAS W/ADC 16BIT 6CH 64LQFP |
| AD2S1210CSTZ | IC CONV R/D VAR RES OSC 48-LQFP |
| VI-24P-MY-S | CONVERTER MOD DC/DC 13.8V 50W |
| AD7607BSTZ | IC DAS W/ADC 14BIT 8CH 64LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD2S1210BSTZ-DASSAULT | 制造商:Analog Devices 功能描述: |
| AD2S1210CSTZ | 功能描述:IC CONV R/D VAR RES OSC 48-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - ADCs/DAC - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:数据采集系统（DAS） 分辨率（位）:16 b 采样率（每秒）:21.94k 数据接口:MICROWIRE?，QSPI?，串行，SPI? 电压电源:模拟和数字 电源电压:1.8 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:40-WFQFN 裸露焊盘 供应商设备封装:40-TQFN-EP（6x6） 包装:托盘 |
| AD2S1210DSTZ | 功能描述:IC CONV R/D VAR RES OSC 48LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - ADCs/DAC - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:数据采集系统（DAS） 分辨率（位）:16 b 采样率（每秒）:21.94k 数据接口:MICROWIRE?，QSPI?，串行，SPI? 电压电源:模拟和数字 电源电压:1.8 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:40-WFQFN 裸露焊盘 供应商设备封装:40-TQFN-EP（6x6） 包装:托盘 |
| AD2S1210DSTZ | 制造商:Analog Devices 功能描述:IC, ADC, 16BIT, PARALLEL, SERIAL, LQFP-4 |
| AD2S1210SST-EP-RL7 | 功能描述:模数转换器 - ADC IC 10-16 Bit R/D Cnvtr w/Ref Oscilltr RoHS:否 制造商:Analog Devices 通道数量: 结构: 转换速率: 分辨率: 输入类型: 信噪比: 接口类型: 工作电源电压: 最大工作温度: 安装风格: 封装 / 箱体: |
发布紧急采购，3分钟左右您将得到回复。