参数资料
型号: AD5372BSTZ
厂商: Analog Devices Inc
文件页数: 11/29页
文件大小: 0K
描述: IC DAC 16BIT 32CH SER 64-LQFP
产品培训模块: Data Converter Fundamentals
DAC Architectures
标准包装: 1
设置时间: 20µs
位数: 16
数据接口: 串行
转换器数目: 32
电压电源: 双 ±
功率耗散(最大): 520mW
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 64-LQFP
供应商设备封装: 64-LQFP(10x10)
包装: 托盘
输出数目和类型: 32 电压,单极;32 电压,双极
采样率(每秒): *
产品目录页面: 782 (CN2011-ZH PDF)
配用: EVAL-AD5372EBZ-ND - BOARD EVAL FOR AD5372
AD5372/AD5373
Rev. C | Page 18 of 28
The required reference levels can be calculated as follows:
1.
Identify the nominal output range on VOUT.
2.
Identify the maximum offset span and the maximum gain
required on the full output signal range.
3.
Calculate the new maximum output range on VOUT,
including the expected maximum offset and gain errors.
4.
Choose the new required VOUTMAX and VOUTMIN,
keeping the VOUT limits centered on the nominal values.
Note that VDD and VSS must provide sufficient headroom.
5.
Calculate the value of VREF as follows:
VREF = (VOUTMAX – VOUTMIN)/4
Reference Selection Example
If
Nominal output range = 12 V (4 V to +8 V)
Zero-scale error = ±70 mV
Gain error = ±3%, and
SIGGNDx = AGND = 0 V
Then
Gain error = ±3%
=> Maximum positive gain error = 3%
=> Output range including gain error = 12 + 0.03(12) = 12.36 V
Zero-scale error = ±70 mV
=> Maximum offset error span = 2(70 mV) = 0.14 V
=> Output range including gain error and zero-scale error =
12.36 V + 0.14 V = 12.5 V
VREF calculation
Actual output range = 12.5 V, that is, 4.25 V to +8.25 V;
VREF = (8.25 V + 4.25 V)/4 = 3.125 V
If the solution yields an inconvenient reference level, the user
can adopt one of the following approaches:
Use a resistor divider to divide down a convenient, higher
reference level to the required level.
Select a convenient reference level above VREF and modify
the gain and offset registers to digitally downsize the reference.
In this way, the user can use almost any convenient reference
level but can reduce the performance by overcompaction of
the transfer function.
Use a combination of these two approaches.
CALIBRATION
The user can perform a system calibration on the AD5372/
AD5373 to reduce gain and offset errors to below 1 LSB. This
reduction is achieved by calculating new values for the M and C
registers and reprogramming them.
The M and C registers should not be programmed until both
the zero-scale and full-scale errors are calculated.
Reducing Zero-Scale Error
Zero-scale error can be reduced as follows:
1.
Set the output to the lowest possible value.
2.
Measure the actual output voltage and compare it to the
required value. This gives the zero-scale error.
3.
Calculate the number of LSBs equivalent to the error and
add this number to the default value of the C register. Note
that only negative zero-scale error can be reduced.
Reducing Full-Scale Error
Full-scale error can be reduced as follows:
1.
Measure the zero-scale error.
2.
Set the output to the highest possible value.
3.
Measure the actual output voltage and compare it to the
required value. Add this error to the zero-scale error. This
is the span error, which includes the full-scale error.
4.
Calculate the number of LSBs equivalent to the span error
and subtract this number from the default value of the M
register. Note that only positive full-scale error can be
reduced.
AD5372 Calibration Example
This example assumes that a 4 V to +8 V output is required.
The DAC output is set to 4 V but is measured at 4.03 V. This
gives a zero-scale error of 30 mV.
1 LSB = 12 V/65,536 = 183.105 μV
30 mV = 164 LSBs
The full-scale error can now be calculated. The output is set to
8 V and a value of 8.02 V is measured. This gives a full-scale
error of +20 mV and a span error of +20 mV – (–30 mV) =
+50 mV.
50 mV = 273 LSBs
The errors can now be removed as follows:
1.
Add 164 LSBs to the default C register value:
(32,768 + 164) = 32,932
2.
Subtract 273 LSBs from the default M register value:
(65,535 273) = 65,262
3.
Program the M register to 65,262; program the C register
to 32,932.
相关PDF资料
PDF描述
LTC1595AIS8#PBF IC D/A CONV 16BIT MULTPLYNG8SOIC
VE-2TJ-MY-F3 CONVERTER MOD DC/DC 36V 50W
VI-B4Z-MU-F4 CONVERTER MOD DC/DC 2V 80W
LTC2757BILX#PBF IC DAC 18BIT PAR 48LQFP
MS3114E22-41SY CONN RCPT 41POS JAM NUT W/SCKT
相关代理商/技术参数
参数描述
AD5372BSTZ-REEL 功能描述:IC DAC 16BIT 32CH SER 64-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散(最大):941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC(0.295",7.50mm 宽) 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压,单极 采样率(每秒):*
AD5373BCPZ 功能描述:数模转换器- DAC 32-CH 14-bit Serial bipolar DAC I.C. RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube
AD5373BCPZ-RL7 功能描述:14 Bit Digital to Analog Converter 32 56-LFCSP-VQ (8x8) 制造商:analog devices inc. 系列:- 包装:带卷(TR) 零件状态:上次购买时间 位数:14 数模转换器数:32 建立时间:30μs 输出类型:Voltage - Buffered 差分输出:无 数据接口:SPI,DSP 参考类型:外部 电压 - 电源,模拟:9 V ~ 16.5 V,-4.5 V ~ 16.5 V 电压 - 电源,数字:2.5 V ~ 5.5 V INL/DNL(LSB):±1(最大),±1(最大) 架构:电阻串 DAC 工作温度:-40°C ~ 85°C 封装/外壳:56-VFQFN 裸露焊盘,CSP 供应商器件封装:56-LFCSP-VQ(8x8) 标准包装:1
AD5373BSTZ 功能描述:IC DAC 14BIT 32CH SER 64-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散(最大):941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC(0.295",7.50mm 宽) 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压,单极 采样率(每秒):*
AD5373BSTZ-REEL 功能描述:IC DAC 14BIT 32CH SER 64-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散(最大):941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC(0.295",7.50mm 宽) 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压,单极 采样率(每秒):*