- 您现在的位置：买卖IC网 > PDF目录10791 > AD5384BBC-3 (Analog Devices Inc)IC DAC 14BIT 40CH 3V 100-CSPBGA PDF资料下载
参数资料
| 型号： | AD5384BBC-3 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 18/32页 |
| 文件大小： | 0K |
| 描述： | IC DAC 14BIT 40CH 3V 100-CSPBGA |
| 产品培训模块： | Data Converter Fundamentals DAC Architectures |
| 产品变化通告： | AD5384 Models Discontinuation 15/May/2012 |
| 标准包装： | 1 |
| 设置时间： | 8µs |
| 位数： | 14 |
| 数据接口： | 串行 |
| 转换器数目： | 40 |
| 电压电源： | 单电源 |
| 功率耗散（最大）： | 80mW |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-LFBGA，CSPBGA |
| 供应商设备封装： | 100-CSBGA（10x10） |
| 包装： | 托盘 |
| 输出数目和类型： | 40 电压，单极 |
| 采样率（每秒）： | 125k |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
Data Sheet
AD5384
Daisy-Chain Mode
For systems that contain several devices, the SDO pin can be
used to daisy-chain several devices together. This daisy-chain
mode is useful in system diagnostics and in reducing the
number of serial interface lines.
Connect the DCEN (daisy-chain enable) pin high, to enable
daisy-chain mode. The first falling edge of SYNC starts the
write cycle. The SCLK is applied continuously to the input shift
register when SYNC is low. If more than 24 clock pulses are
applied, the data ripples out of the shift register and appears on
the SDO line. This data is clocked out on the rising edge of
SCLK and is valid on the falling edge. By connecting the SDO
of the first device to the DIN input on the next device in the
chain, a multidevice interface is constructed. Each device in the
system requires 24 clock pulses. Therefore, the total number of
clock cycles must equal 24N, where N is the total number of
AD5384 devices in the chain.
When the serial transfer to all devices is complete, SYNC goes
high, latches the input data in each device in the daisy-chain,
and prevents any further data from clocking into the input shift
register.
If SYNC is taken high before 24 clocks are clocked into the
device, it is considered a bad frame, and the data is discarded.
The serial clock is either a continuous or a gated clock. A
continuous SCLK source is used only if SYNC is held low for
the correct number of clock cycles. In gated clock mode, use a
burst clock containing the exact number of clock cycles and
take SYNC high after the final clock to latch the data.
Readback Mode
Readback mode is invoked by setting the R/W bit = 1 in the
serial input register write. With R/W = 1, Bits A5 to A0, in
association with Bit REG1 and Bit REG0, select the register to
be read. The remaining data bits in the write sequence are don’t
cares. During the next SPI write, the data appearing on the SDO
output contains the data from the previously addressed register.
For a read of a single register, use the NOP command to clock
out the data from the selected register on SDO. Figure 26 shows
the readback sequence.
For example, to read back the m register of Channel 0 on the
AD5384, the following sequence must be followed. First, write
0x404XXX to the AD5384 input register. This configures the
AD5384 for read mode with the m register of Channel 0
selected. Note that Data Bit DB13 to Data Bit DB0 are don’t
cares. Follow this with a second write, an NOP condition,
0x000000. During this write, the data from the m register clocks
out on the SDO line; data clocked out contains the data from
the m register in Bit DB13 to Bit DB0, and the top 10 bits
contain the address information as previously written. In
readback mode, the SYNC signal frames the data. Data clocks
out on the rising edge of SCLK and is valid on the falling edge
of the SCLK signal. If the SCLK idles high between the write
and read operations of a readback operation, the first bit of data
clocks out on the falling edge of SYNC.
24
48
SCLK
SYNC
DIN
SDO
UNDEFINED
SELECTED REGISTER DATA CLOCKED OUT
NOP CONDITION
INPUT WORD SPECIFIES REGISTER TO BE READ
DB23
DB0
DB23
DB0
DB23
04652-
028
Figure 26. Serial Readback Operation
Rev. B | Page 25 of 32
相关PDF资料 |
PDF描述 |
|---|---|
| AD5384BBC-3REEL7 | IC DAC 14BIT 40CH 3V 100-CSPBGA |
| ADCMP572BCPZ-R2 | IC COMPARATOR CML 3.3-5V 16LFCSP |
| LTC1687IS#PBF | IC TXRX RS485 PREC DELAY 14-SOIC |
| LTC1686IS8#PBF | IC TXRX RS485 PREC DELAY 8-SOIC |
| AD96687BQ | IC COMP DUAL 2.5NS 16-CDIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5384BBC-3REEL7 | 功能描述:IC DAC 14BIT 40CH 3V 100-CSPBGA RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 标准包装:2,400 系列:- 设置时间:- 位数:18 数据接口:串行 转换器数目:3 电压电源:模拟和数字 功率耗散（最大）:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:36-TFBGA 供应商设备封装:36-TFBGA 包装:带卷 (TR) 输出数目和类型:* 采样率（每秒）:* |
| AD5384BBC-5 | 功能描述:IC DAC 14BIT 40CH 5V 100-CSPBGA RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 标准包装:2,400 系列:- 设置时间:- 位数:18 数据接口:串行 转换器数目:3 电压电源:模拟和数字 功率耗散（最大）:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:36-TFBGA 供应商设备封装:36-TFBGA 包装:带卷 (TR) 输出数目和类型:* 采样率（每秒）:* |
| AD5384BBC-5REEL7 | 功能描述:IC DAC 14BIT 40CH 5V 100-CSPBGA RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 标准包装:2,400 系列:- 设置时间:- 位数:18 数据接口:串行 转换器数目:3 电压电源:模拟和数字 功率耗散（最大）:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:36-TFBGA 供应商设备封装:36-TFBGA 包装:带卷 (TR) 输出数目和类型:* 采样率（每秒）:* |
| AD5384BBCZ-3 | 功能描述:IC DAC 14BIT 40CH 5V 100-CSPBGA RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 标准包装:2,400 系列:- 设置时间:- 位数:18 数据接口:串行 转换器数目:3 电压电源:模拟和数字 功率耗散（最大）:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:36-TFBGA 供应商设备封装:36-TFBGA 包装:带卷 (TR) 输出数目和类型:* 采样率（每秒）:* |
| AD5384BBCZ-5 | 功能描述:IC DAC 14BIT 40CH 5V 100-CSPBGA RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 标准包装:2,400 系列:- 设置时间:- 位数:18 数据接口:串行 转换器数目:3 电压电源:模拟和数字 功率耗散（最大）:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:36-TFBGA 供应商设备封装:36-TFBGA 包装:带卷 (TR) 输出数目和类型:* 采样率（每秒）:* |
发布紧急采购，3分钟左右您将得到回复。