- 您现在的位置：买卖IC网 > PDF目录1891 > AD5933YRSZ-REEL7 (Analog Devices Inc)NETWORK ANALYZER 12B 1MSP 16SSOP PDF资料下载
参数资料
| 型号： | AD5933YRSZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 18/40页 |
| 文件大小： | 0K |
| 描述： | NETWORK ANALYZER 12B 1MSP 16SSOP |
| 产品培训模块： | AD5933 Impedance to Digital Converter Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 标准包装： | 500 |
| 分辨率（位）： | 12 b |
| 主 fclk： | 16.776MHz |
| 电源电压： | 2.7 V ~ 5.5 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SSOP（0.209"，5.30mm 宽） |
| 供应商设备封装： | 16-SSOP |
| 包装： | 带卷 (TR) |
| 配用： | EVAL-AD5933EBZ-ND - BOARD EVALUATION FOR AD5933 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
Data Sheet
AD5933
Rev. E | Page 25 of 40
FREQUENCY INCREMENT REGISTER (REGISTER
ADDRESS 0x85, REGISTER ADDRESS 0x86,
REGISTER ADDRESS 0x87)
The default value upon reset is as follows: D23 to D0 are not reset
on power-up. After a reset command, the contents of this register
are not reset.
The frequency increment register contains a 24-bit represen-
tation of the frequency increment between consecutive frequency
points along the sweep. For example, if the user requires an
increment step of 10 Hz using a 16.0 MHz clock, the user
should program the value of 0x00 to Register Address 0x85, the
value of 0x01 to Register Address 0x86m, and the value of 0x4F
to Register Address 0x87.
The formula for calculating the increment frequency is given by
F
00014
x
0
2
4
MHz
16
Hz
10
27 ≡
×
=
Code
Increment
Frequency
The user programs the value 0x00 to Register Address 0x85, the
value 0x01 to Register Address 0x86, and the value 0x4F to
Register Address 0x87.
NUMBER OF INCREMENTS REGISTER (REGISTER
ADDRESS 0x88, REGISTER ADDRESS 0x89)
The default value upon reset is as follows: D8 to D0 are not reset
on power-up. After a reset command, the contents of this
register are not reset.
Table 12. Number of Increments Register
Reg
Bits
Description
Function
Format
0x88
D15 to D9
Don’t care
Read or
write
Integer number
stored in binary
format
D8
Number of
increments
Read or
write
0x89
D8 to D0
Number of
increments
Read or
write
Integer number
stored in binary
format
This register determines the number of frequency points in the
frequency sweep. The number of points is represented by a 9-bit
word, D8 to D0. D15 to D9 are don’t care bits. This register, in
conjunction with the start frequency register and the increment
frequency register, determines the frequency sweep range for
the sweep operation. The maximum number of increments that
can be programmed is 511.
NUMBER OF SETTLING TIME CYCLES
REGISTER (REGISTER ADDRESS 0x8A,
REGISTER ADDRESS 0x8B)
The default value upon reset is as follows: D10 to D0 are not
reset on power-up. After a reset command, the contents of this
register are not reset (see Table 13).
This register determines the number of output excitation cycles
that are allowed to pass through the unknown impedance, after
receipt of a start frequency sweep, increment frequency, or
repeat frequency command, before the ADC is triggered to
perform a conversion of the response signal. The number of
settling time cycles register value determines the delay between
a start frequency sweep/increment frequency /repeat frequency
command and the time an ADC conversion commences. The
number of cycles is represented by a 9-bit word, D8 to D0. The
value programmed into the number of settling time cycles
register can be increased by a factor of 2 or 4 depending upon
the status of bits D10 to D9. The five most significant bits, D15
to D11, are don’t care bits. The maximum number of output
cycles that can be programmed is 511 × 4 = 2044 cycles. For
example, consider an excitation signal of 30 kHz. The
maximum delay between the programming of this frequency
and the time that this signal is first sampled by the ADC is ≈
511 × 4 × 33.33 s = 68.126 ms. The ADC takes 1024 samples,
and the result is stored as real data and imaginary data in
Register Address 0x94 to Register Address 0x97. The conversion
process takes approximately 1 ms using a 16.777 MHz clock.
Table 13. Number of Settling Times Cycles Register
Register
Bits
Description
Function
Format
0x8A
D15 to D11
Don’t care
Read or write
Integer number stored in
binary format
D10 to D9
2-bit decode
D10
D9
Description
0
Default
0
1
No. of cycles × 2
1
0
Reserved
1
No. of cycles × 4
D8
MSB number of settling time cycles
0x8B
D7 to D0
Number of settling time cycles
Read or write
相关PDF资料 |
PDF描述 |
|---|---|
| AD5934YRSZ | IC NTWK ANALYZER 12B 1MSP 16SSOP |
| AD598JR | IC LVDT SGNL COND OSC/REF 20SOIC |
| AD660BR | IC DAC 16BIT MONO W/VREF 24-SOIC |
| AD6620ASZ | IC DGTL RCVR DUAL 67MSPS 80-PQFP |
| AD6623ASZ | IC TSP 4CHAN 104MSPS 128MQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5934 | 制造商:Analog Devices 功能描述:IMPEDANCE TO DIGITAL CONVERTERS - Bulk |
| AD5934YRSZ | 功能描述:IC NTWK ANALYZER 12B 1MSP 16SSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 直接数字合成 (DDS) 系列:- 产品变化通告:Product Discontinuance 27/Oct/2011 标准包装:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 调节字宽（位）:32 b 电源电压:2.97 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| AD5934YRSZ-REEL7 | 功能描述:IC CONV 12BIT 250KSPS 16SSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 直接数字合成 (DDS) 系列:- 产品变化通告:Product Discontinuance 27/Oct/2011 标准包装:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 调节字宽（位）:32 b 电源电压:2.97 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| AD594 | 制造商:AD 制造商全称:Analog Devices 功能描述:Monolithic Thermocouple Amplifiers with Cold Junction Compensation |
| AD594A | 制造商:AD 制造商全称:Analog Devices 功能描述:Monolithic Thermocouple Amplifiers with Cold Junction Compensation |
发布紧急采购，3分钟左右您将得到回复。