参数资料
| 型号： | AD73311ARSZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 14/36页 |
| 文件大小： | 0K |
| 描述： | IC ANALOG FRONT END 20-SSOP |
| 标准包装： | 66 |
| 位数： | 16 |
| 通道数： | 2 |
| 功率（瓦特）： | 50mW |
| 电压 - 电源，模拟： | 3V |
| 电压 - 电源，数字： | 3V |
| 封装/外壳： | 20-SSOP（0.209"，5.30mm 宽） |
| 供应商设备封装： | 20-SSOP |
| 包装： | 管件 |
| 产品目录页面： | 799 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
AD73311
–21–
REV. B
Cascade Operation
The AD73311 has been designed to support up to eight codecs
in a cascade connected to a single serial port, see Figure 31.
The SPORT interface protocol has been designed so that device
addressing is built into the packet of information sent to the
device. This allows the cascade to be formed with no extra hard-
ware overhead for control signals or addressing. A cascade can
be formed in either of the two modes previously discussed.
There may be some restrictions in cascade operation due to the
number of devices configured in the cascade and the serial clock
rate chosen. Table XVI details the requirements for SCLK rate
for cascade lengths from 1 to 8 devices. This assumes a directly
coupled frame sync arrangement as shown in Figure 13.
Table XVI. Cascade Options
Number of Devices in Cascade
SCLK
12345678
DMCLK
DMCLK/2
DMCLK/4
XXXX
DMCLK/8
XXXXXX
AD73311
CODEC
SDIFS
SDI
SCLK
SDO
SDOFS
TFS
DT
SCLK
DR
RFS
ADSP-21xx
DSP
Figure 13. Directly Coupled or Frame Sync Loop-
Back Configuration
When using the indirectly coupled frame sync configuration in
cascaded operation it is necessary to be aware of the restrictions
in sending data to all devices in the cascade. Effectively the time
allowed is given by the sampling interval (256/DMCLK) which
is 15.625
s for a sample rate of 64 kHz. In this interval, the
DSP must transfer N
× 16 bits of information where N is the
number of devices in the cascade. Each bit will take 1/SCLK
and, allowing for any latency between the receipt of the Rx
interrupt and the transmission of the Tx data, the relationship
for successful operation is given by:
256/DMCLK > ((N/SCLK) + TINTERRUPT LATENCY)
The interrupt latency will include the time between the ADC
sampling event and the Rx interrupt being generated in the
DSP—this should be 16 SCLK cycles.
In Cascade Mode, each device must know the number of
devices in the cascade because the Data and Mixed modes use a
method of counting input frame sync pulses to decide when they
should update the DAC register from the serial input register.
INTERFACING
The AD73311 can be interfaced to most modern DSP engines
using conventional serial port connections and an extra enable
control line. Both serial input and output data use an accompa-
nying frame synchronization signal which is active high one
clock cycle before the start of the 16-bit word or during the last
bit of the previous word if transmission is continuous. The serial
clock (SCLK) is an output from the codec and is used to define
the serial transfer rate to the DSP’s Tx and Rx ports. Two primary
configurations can be used: the first is shown in Figure 12 where
the DSP’s Tx data, Tx frame sync, Rx data and Rx frame sync
are connected to the codec’s SDI, SDIFS, SDO and SDOFS
respectively. This configuration, referred to as indirectly coupled
or nonframe sync loop-back, has the effect of decoupling the
transmission of input data from the receipt of output data. The
delay between receipt of codec output data and transmission of
input data for the codec is determined by the DSP’s software
latency. When programming the DSP serial port for this con-
figuration, it is necessary to set the Rx FS as an input and the
Tx FS as an output generated by the DSP. This configuration is
most useful when operating in mixed mode, as the DSP has the
ability to decide how many words (either DAC or control) can be
sent to the codec(s). This means that full control can be imple-
mented over the device configuration as well as updating the
DAC in a given sample interval. The second configuration
(shown in Figure 13) has the DSP’s Tx data and Rx data con-
nected to the codec’s SDI and SDO, respectively while the
DSP’s Tx and Rx frame syncs are connected to the codec’s
SDIFS and SDOFS. In this configuration, referred to as directly
coupled or frame sync loop-back, the frame sync signals are
connected together and the input data to the codec is forced to
be synchronous with the output data from the codec. The DSP
must be programmed so that both the Tx FS and Rx FS are
inputs as the codec SDOFS will be input to both. This configu-
ration guarantees that input and output events occur simulta-
neously and is the simplest configuration for operation in
normal Data Mode. Note that when programming the DSP in
this configuration it is advisable to preload the Tx register with
the first control word to be sent before the codec is taken out of
reset. This ensures that this word will be transmitted to coincide
with the first output word from the device(s).
AD73311
CODEC
SDIFS
SDI
SCLK
SDO
SDOFS
TFS
DT
SCLK
DR
RFS
ADSP-21xx
DSP
Figure 12. Indirectly Coupled or Nonframe Sync Loop-
Back Configuration
相关PDF资料 |
PDF描述 |
|---|---|
| AD73322LARUZ-REEL | IC PROCESSOR FRONTEND DL 28TSSOP |
| AD73322LYRZ | IC ANALOG FRONT END DUAL 28-SOIC |
| AD73360ARZ | IC PROCESSOR FRONTEND 6CH 28SOIC |
| AD7352YRUZ-500RL7 | IC ADC DUAL 12BIT 3MSPS 16TSSOP |
| AD7356YRUZ-500RL7 | IC ADC DUAL 12BIT 5MSPS 16TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD73311ARSZ-REEL | 功能描述:IC ANALOG FRONT END 20-SSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率（瓦特）:- 电压 - 电源，模拟:3 V ~ 3.6 V 电压 - 电源，数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:带卷 (TR) |
| AD73311ARZ | 功能描述:IC PROCESSOR FRONT END LP 20SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率（瓦特）:- 电压 - 电源，模拟:3 V ~ 3.6 V 电压 - 电源，数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:带卷 (TR) |
| AD73311ARZ-REEL | 功能描述:IC PROCESSOR FRONT END LP 20SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率（瓦特）:- 电压 - 电源，模拟:3 V ~ 3.6 V 电压 - 电源，数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:带卷 (TR) |
| AD73311L | 制造商:AD 制造商全称:Analog Devices 功能描述:Low Cost, Low Power CMOS General Purpose Analog Front End |
| AD73311LAR | 制造商:Analog Devices 功能描述:Audio Codec 1ADC / 1DAC 16-Bit 20-Pin SOIC W 制造商:Rochester Electronics LLC 功能描述:SINGLE-CHANNEL AFE I.C. - Bulk |
发布紧急采购，3分钟左右您将得到回复。