- 您现在的位置：买卖IC网 > PDF目录373897 > AD73422BB-80 (ANALOG DEVICES INC) Dual Low Power CMOS Analog Front End with DSP Microcomputer PDF资料下载
参数资料
| 型号： | AD73422BB-80 |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | 数字信号处理 |
| 英文描述： | Dual Low Power CMOS Analog Front End with DSP Microcomputer |
| 中文描述： | 24-BIT, 52 MHz, MIXED DSP, PBGA119 |
| 封装： | PLASTIC, BGA-119 |
| 文件页数： | 26/36页 |
| 文件大小： | 396K |
| 代理商： | AD73422BB-80 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
REV. 0
AD73422
–
26
–
Reset
The
RESET
signal initiates a master reset of the AD73422. The
RESET
signal must be asserted during the power-up sequence
to assure proper initialization.
RESET
during initial power-up
must be held long enough to allow the internal clock to stabilize.
If
RESET
is activated any time after power-up, the clock con-
tinues to run and does not require stabilization time.
The power-up sequence is defined as the total time required for
the crystal oscillator circuit to stabilize after a valid V
DD
is ap-
plied to the processor, and for the internal phase-locked loop
(PLL) to lock onto the specific crystal frequency. A minimum of
2000 CLKIN cycles ensures that the PLL has locked, but does
not include the crystal oscillator start-up time. During this power-
up sequence the
RESET
signal should be held low. On any
subsequent resets, the
RESET
signal must meet the minimum
pulsewidth specification, t
RSP
.
The
RESET
input contains some hysteresis; however, if an
RC circuit is used to generate the
RESET
signal, an external
Schmidt trigger is recommended.
The master reset sets all internal stack pointers to the empty
stack condition, masks all interrupts and clears the MSTAT
register. When
RESET
is released, if there is no pending bus
request and the chip is configured for booting, the boot-loading
sequence is performed. The first instruction is fetched from on-
chip program memory location 0x0000 once boot loading com-
pletes.
MODES OF OPERATION
Table XXI summarizes the AD73422 memory modes.
Setting Memory Mode
Memory Mode selection for the AD73422 is made during chip
reset through the use of the Mode C pin. This pin is multi-
plexed with the DSP’s PF2 pin, so care must be taken in how
the mode selection is made. The two methods for selecting the
value of Mode C are active and passive.
Passive configuration
involves the use a pull-up or pull-down
resistor connected to the Mode C pin. To minimize power
consumption, or if the PF2 pin is to be used as an output in the
DSP application, a weak pull-up or pull-down, on the order of
100 k
, can be used. This value should be sufficient to pull the
pin to the desired level and still allow the pin to operate as
a programmable flag output without undue strain on the
processor’s output driver. For minimum power consumption
during power-down, reconfigure PF2 to be an input, as the pull-
up or pull-down will hold the pin in a known state and will not
switch.
Active configuration
involves the use of a three-statable exter-
nal driver connected to the Mode C pin. A driver’s output en-
able should be connected to the DSP’s
RESET
signal such that
it only drives the PF2 pin when
RESET
is active (low). When
RESET
is deasserted, the driver should three-state, thus allow-
ing full use of the PF2 pin as either an input or output. To
minimize power consumption during power-down, configure
the programmable flag as an output when connected to a three-
stated buffer. This ensures that the pin will be held at a constant
level and not oscillate should the three-state driver’s level hover
around the logic switching point.
Table XXI. Modes of Operations
1
MODE C
2
MODE B
3
MODE A
4
Booting Method
0
0
0
BDMA feature is used to load the first 32 program memory words from the byte memory
space. Program execution is held off until all 32 words have been loaded. Chip is configured
in Full Memory Mode.
5
No Automatic boot operations occur. Program execution starts at external memory location
0. Chip is configured in Full Memory Mode. BDMA can still be used, but the processor does
not automatically use or wait for these operations.
BDMA feature is used to load the first 32 program memory words from the byte memory
space. Program execution is held off until all 32 words have been loaded. Chip is config-
ured in Host Mode.
(REQUIRES ADDITIONAL HARDWARE.)
IDMA feature is used to load any internal memory as desired. Program execution is held off
until internal program memory location 0 is written to. Chip is configured in Host Mode.
5
0
1
0
1
0
0
1
0
1
NOTES
1
All mode pins are recognized while
RESET
is active (low).
2
When Mode C = 0, Full Memory enabled. When Mode C = 1, Host Memory Mode enabled.
3
When Mode B = 0, Auto Booting enabled. When Mode B = 1, no Auto Booting.
4
When Mode A = 0, BDMA enabled. When Mode A = 1, IDMA enabled.
5
Considered as standard operating settings. Using these configurations allows for easier design and better memory management.
相关PDF资料 |
PDF描述 |
|---|---|
| AD73422 | Dual Low Power CMOS Analog Front End with DSP Microcomputer(带DSP微计算机的双模拟前端) |
| AD73422BB-40 | Dual Low Power CMOS Analog Front End with DSP Microcomputer |
| AD73460BB-80 | Six-Input Channel Analog Front End |
| AD73460 | Six-Input Channel Analog Front End |
| AD73460BB-40 | Six-Input Channel Analog Front End |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD73422BBZ-40 | 制造商:Analog Devices 功能描述:AUD CODEC 2ADC / 2DAC 16BIT 119BGA - Bulk |
| AD7342AST-REEL | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel 制造商:Analog Devices 功能描述: |
| AD7343AST-REEL | 制造商:Analog Devices 功能描述: |
| ad7343asu-reel | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel 制造商:Analog Devices 功能描述: |
| AD7344ASTZ | 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。