参数资料
型号: AD7703AR
厂商: Analog Devices Inc
文件页数: 14/16页
文件大小: 0K
描述: IC ADC 20BIT LC2MOS 20-SOIC
标准包装: 1
位数: 20
采样率(每秒): 4k
数据接口: 串行
转换器数目: 1
功率耗散(最大): 37mW
电压电源: 模拟和数字,双 ±
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 20-SOIC(0.295",7.50mm 宽)
供应商设备封装: 20-SOIC W
包装: 管件
输入数目和类型: 1 个单端,单极;1 个单端,双极
REV. E
AD7703
–7–
GENERAL DESCRIPTION
The AD7703 is a 20-bit A/D converter with on-chip digital
filtering, intended for the measurement of wide dynamic range,
low frequency signals such as those representing chemical,
physical, or biological processes. It contains a charge-balancing
( - ) ADC, calibration microcontroller with on-chip static
RAM, clock oscillator, and serial communications port.
The analog input signal to the AD7703 is continuously sampled
at a rate determined by the frequency of the master clock, CLKIN.
A charge-balancing A/D converter ( -
modulator) converts
the sampled signal into a digital pulse train whose duty cycle
contains the digital information. A six-pole Gaussian digital
low-pass filter processes the output of the
-
modulator and
updates the 20-bit output register at a 4 kHz rate. The output
data can be read from the serial port randomly or periodically at
any rate up to 4 kHz.
AD7703
MODE
SDATA
SC1
DGND
CLKOUT
CLKIN
AGND
SCLK
SC2
CAL
CS
BP/
UP
DVSS
DVDD
SLEEP
RANGE
SELECT
CALIBRATE
ANALOG
INPUT
ANALOG
GROUND
–5V
ANALOG
SUPPLY
0.1 F
+5V
ANALOG
SUPPLY
2.5V
0.1 F
DRDY
0.1 F
10 F
AVDD
VREF
AIN
AVSS
VOLTAGE
REFERENCE
10 F
DATA READY
READ
(TRANSMIT)
SERIAL CLOCK
SERIAL DATA
Figure 7. Typical System Connection Diagram
The AD7703 can perform self-calibration using the on-chip
calibration microcontroller and SRAM to store calibration
parameters. A calibration cycle may be initiated at any time
using the CAL control input.
Other system components may also be included in the calibra-
tion loop to remove offset and gain errors in the input channel.
For battery operation, the AD7703 also offers a standby mode
that reduces idle power consumption to typically 10 W.
THEORY OF OPERATION
The general block diagram of a
-
ADC is shown in Figure 8.
It contains the following elements:
1. A sample-hold amplifier
2. A differential amplifier or subtracter
3. An analog low-pass filter
4. A 1-bit A/D converter (comparator)
5. A 1-bit DAC
6. A digital low-pass filter
ANALOG
LOW-PASS
FILTER
COMPARATOR
DIGITAL DATA
S/H AMP
DAC
DIGITAL
FILTER
Figure 8. General
-
ADC
In operation, the analog signal sample is fed to the subtracter,
along with the output of the 1-bit DAC. The filtered difference
signal is fed to the comparator, whose output samples the differ-
ence signal at a frequency many times that of the analog signal
sampling frequency (oversampling).
Oversampling is fundamental to the operation of
-
ADCs.
Using the quantization noise formula for an ADC
SNR = (6.02
number of bits + 1.76) dB
a 1-bit ADC or comparator yields an SNR of 7.78 dB.
The AD7703 samples the input signal at 16 kHz, which spreads
the quantization noise from 0 kHz to 8 kHz. Since the specified
analog input bandwidth of the AD7703 is only 0 Hz to 10 Hz, the
noise energy in this bandwidth would be only 1/800 of the total
quantization noise, even if the noise energy were spread evenly
throughout the spectrum. It is reduced still further by analog
filtering in the modulator loop, which shapes the quantization
noise spectrum to move most of the noise energy to frequencies
above 10 Hz. The SNR performance in the 0 Hz to 10 Hz range
is conditioned to the 20-bit level in this fashion.
The output of the comparator provides the digital input for the
1-bit DAC, so the system functions as a negative feedback loop
that minimizes the difference signal. The digital data that repre-
sents the analog input voltage is in the duty cycle of the pulse train
appearing at the output of the comparator. It can be retrieved as
a parallel binary data-word using a digital filter.
-
ADCs are generally described by the order of the analog
low-pass filter. A simple example of a first-order,
-
ADC is
shown in Figure 8. This contains only a first-order, low-pass
filter or integrator. It also illustrates the derivation of the alter-
native name for these devices: charge-balancing ADCs.
The AD7703 uses a second-order,
-
modulator and a sophis-
ticated digital filter that provides a rolling average of the sampled
output. After power-up or if there is a step change in the input
voltage, there is a settling time that must elapse before valid
data is obtained.
相关PDF资料
PDF描述
LT1081CSW#TRPBF IC DRVR/RCVR DL-RS232 5V 16SOIC
LT1081CSW#TR IC TXRX DUAL RS232 5V LP 16SOIC
MS3100A22-23P CONN RCPT 8POS WALL MNT W/PINS
LT1080CSW#TR IC TXRX DUAL RS232 5V LP 18SOIC
IDT7205L12J8 IC FIFO 4096X18 12NS 32PLCC
相关代理商/技术参数
参数描述
AD7703AR-REEL 功能描述:IC ADC 20BIT LC2MOS MONO 20-SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率(每秒):83k 数据接口:串行,并联 转换器数目:1 功率耗散(最大):95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP(0.600",15.24mm) 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端,双极
AD7703ARZ 功能描述:IC ADC 20BIT LC2MOS 20-SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率(每秒):83k 数据接口:串行,并联 转换器数目:1 功率耗散(最大):95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP(0.600",15.24mm) 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端,双极
AD7703BN 功能描述:IC ADC 20BIT LC2MOS 20-DIP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率(每秒):3M 数据接口:- 转换器数目:- 功率耗散(最大):- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:-
AD7703BNZ 功能描述:IC ADC 20BIT LC2MOS MONO 20DIP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率(每秒):20M 数据接口:并联 转换器数目:2 功率耗散(最大):155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP(7x7) 包装:Digi-Reel® 输入数目和类型:4 个单端,单极;2 个差分,单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6
AD7703BQ 制造商:AD 制造商全称:Analog Devices 功能描述:LC2MOS 20-Bit A/D Converter