- 您现在的位置：买卖IC网 > PDF目录10208 > AD7851KRZ-REEL (Analog Devices Inc)IC ADC 14BIT SRL 333KSPS 24-SOIC PDF资料下载
参数资料
| 型号： | AD7851KRZ-REEL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 20/36页 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT SRL 333KSPS 24-SOIC |
| 标准包装： | 1,000 |
| 位数： | 14 |
| 采样率（每秒）： | 333k |
| 数据接口： | 8051，QSPI?，串行，SPI? µP |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 89.25mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | 0°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 24-SOIC W |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 1 个伪差分，单极；1 个伪差分，双极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
–27–
REV. B
AD7851
MODE 4 and 5 (Self-Clocking Modes)
The timing diagrams in Figure 38 and Figure 39 are for Inter-
face Modes 4 and 5. Interface Mode 4 has a noncontinuous
SCLK output and Interface Mode 5 has a continuous SCLK
output (SCLK is switched off internally during calibration for
both Modes 4 and 5). These modes of operation are especially
different from all the other modes because the SCLK and
SYNC are outputs. The SYNC is generated by the part as is the
SCLK. The master clock at the CLKIN pin is routed directly to
the SCLK pin for Interface Mode 5 (continuous SCLK) and the
CLKIN signal is gated with the
SYNC to give the SCLK (non-
continuous) for Interface Mode 4.
The most important point about these two modes of operation
is that the result of the current conversion is clocked out during
the same conversion and a write to the part during this conver-
sion is for the next conversion. The arrangement is shown in
Figure 37. Figure 38 and Figure 39 show more detailed timing
for the arrangement of Figure 37.
WRITE N+1
READ N
3.25 s
WRITE N+2
READ N+1
WRITE N+3
READ N+2
THE CONVERSION RESULT DUE TO
WRITE N+1 IS READ HERE
3.25 s
CONVERSION N
CONVERSION N+1
CONVERSION N+2
Figure 37.
In Figure 38 the first point to note is that the BUSY,
SYNC,
and SCLK are all outputs from the AD7851 with the
CONVST
being the only input signal. Conversion is initiated with the
CONVST signal going low. This CONVST falling edge also
triggers the BUSY to go high. The
CONVST signal rising edge
triggers the
SYNC to go low after a short delay (2.5 t
CLKIN to
3.5 tCLKIN typically) after which the SCLK will clock out the
data on the DOUT pin during conversion. The data on the DIN
pin is also clocked in to the AD7851 by the same SCLK for the
next conversion. The read/write operations must be complete
after 16 clock cycles (which takes 3.25
s approximately from
the rising edge of
CONVST assuming a 6 MHz CLKIN). At
this time, the conversion will be complete, the
SYNC will go
high, and the BUSY will go low. The next falling edge of the
CONVST must occur at least 330 ns after the falling edge of
BUSY to allow the track-and-hold amplifier adequate acquisi-
tion time as shown in Figure 38. This gives a throughput time of
3.68
s. The maximum throughput rate in this case is 272 kHz.
t
1
CONVST
(I/P)
SCLK
(O/P)
CONVERSION ENDS
3.25 s LATER
SERIAL READ
AND WRITE
OPERATIONS
OUTPUT SERIAL SHIFT
REGISTER IS RESET
READ OPERATION
SHOULD END 500ns
PRIOR TO NEXT RISING
400ns MIN
BUSY
(O/P)
SYNC
(O/P)
CONVERSION IS INITIATED
AND TRACK-AND-HOLD
GOES INTO HOLD
EDGE OF
CONVST
t
1 = 100ns MIN
t
CONVERT = 3.25 s
Figure 38. Mode 4 and 5 Timing Diagram (SM1 = 1,
SM2 = 1 and 0)
In these interface modes, the part is now the master and the
DSP is the slave. Figure 39 is an expansion of Figure 38. The
AD7851 will ensure
SYNC goes low after the rising edge C of
the continuous SCLK (Interface Mode 5) in Figure 39. Only in
the case of a noncontinuous SCLK (Interface Mode 4) will the
time t4 apply. The first data bit is clocked out from the falling
edge of
SYNC. The SCLK rising edge clocks out all subsequent
bits on the DOUT pin. The input data present on the DIN pin
is clocked in on the rising edge of the SCLK. The POLARITY
pin may be used to change the SCLK edge which the data is
sampled on and clocked out on. The
SYNC will go high after
the 16th SCLK rising edge and before the falling edge D of the
continuous SCLK in Figure 39. This ensures the part will not
clock in an extra bit from the DIN pin or clock out an extra bit
on the DOUT pin.
DB12
DB0
DB10
DB11
DB13
DB14
DB15
DB0
DB10
DB12
DB13
DB14
DB15
DB11
THREE-STATE
POLARITY PIN
LOGIC HIGH
SYNC (O/P)
16
23
45
16
SCLK (O/P)
t
9
t
5
t
11A
t
4
t
10
t
12
DOUT (O/P)
t
8
DIN (I/P)
t
4 = 0.6 tSCLK (NONCONTINUOUS SCLK), t6 = 45ns MAX,
t
7 = 30ns MIN, t8 = 20ns MIN , t11A = 50ns MAX
t
6
t
7
t
8
D
C
Figure 39. Mode 4 and 5 Timing Diagram for Read/Write with
SYNC Output and SCLK Output (Continuous and
Noncontinuous, SM1 = 1, SM2 = 1 and 0)
相关PDF资料 |
PDF描述 |
|---|---|
| AD9238BSTZRL-20 | IC ADC 12BIT DUAL 20MSPS 64LQFP |
| VI-B3T-MW-F3 | CONVERTER MOD DC/DC 6.5V 100W |
| SP310ECT-L/TR | IC DVR/RCVR RS232 5V SGL 18WSOIC |
| AD9238BCPZRL-20 | IC ADC 12BIT DUAL 20MSPS 64LFCSP |
| VI-B3T-MW-F2 | CONVERTER MOD DC/DC 6.5V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7851KRZ-REEL3 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit 333 kSPS Serial A/D Converter |
| AD7853 | 制造商:AD 制造商全称:Analog Devices 功能描述:3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs |
| AD7853AN | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 24-Pin PDIP 制造商:Analog Devices 功能描述:ADC SGL SAR 200KSPS 12-BIT SERL 24PDIP - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:SELF CAL.SERIAL 12-BIT ADC I.C. - Bulk 制造商:Analog Devices 功能描述:3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs |
| AD7853ANZ | 功能描述:IC ADC 12BIT SRL 200KSPS 24-DIP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率（每秒）:3M 数据接口:- 转换器数目:- 功率耗散（最大）:- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:- |
| AD7853AR | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 24-Pin SOIC W 制造商:Rochester Electronics LLC 功能描述:SELF CAL.SERIAL 12-BIT ADC I.C. - Bulk |
发布紧急采购，3分钟左右您将得到回复。