- 您现在的位置：买卖IC网 > PDF目录10208 > AD7851KRZ-REEL (Analog Devices Inc)IC ADC 14BIT SRL 333KSPS 24-SOIC PDF资料下载
参数资料
| 型号： | AD7851KRZ-REEL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 32/36页 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT SRL 333KSPS 24-SOIC |
| 标准包装： | 1,000 |
| 位数： | 14 |
| 采样率（每秒）： | 333k |
| 数据接口： | 8051，QSPI?，串行，SPI? µP |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 89.25mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | 0°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 24-SOIC W |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 1 个伪差分，单极；1 个伪差分，双极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页
–5–
REV. B
AD7851
Descriptions that refer to SCLK
↑ (rising) or SCLK↓ (falling) edges are with the POLARITY pin HIGH. For the POLARITY pin
LOW, then the opposite edge of SCLK will apply.
Limit at TMIN, TMAX
Parameter
(A, K Versions)
Unit
Description
fCLKIN
2
500
kHz min
Master Clock Frequency
7
MHz max
fSCLK
3
10
MHz max
Interface Modes 1, 2, 3 (External Serial Clock)
fCLK IN
MHz max
Interface Modes 4, 5 (Internal Serial Clock)
t1
4
100
ns min
CONVST Pulse Width
t2
50
ns max
CONVST
↓ to BUSY↑ Propagation Delay
tCONVERT
3.25
s max
Conversion Time = 20 tCLKIN
t3
–0.4 tSCLK
ns min
SYNC
↓ to SCLK↓ Setup Time (Noncontinuous SCLK Input)
±0.4 tSCLK
ns min/max
SYNC
↓ to SCLK↓ Setup Time (Continuous SCLK Input)
t4
0.6 tSCLK
ns min
SYNC
↓ to SCLK↓ Setup Time, Interface Mode 4 Only
t5
5
30
ns max
Delay from
SYNC
↓ until DOUT Three-State Disabled
t5A
5
30
ns max
Delay from
SYNC
↓ until DIN Three-State Disabled
t6
5
45
ns max
Data Access Time after SCLK
↓
t7
30
ns min
Data Setup Time prior to SCLK
↑
t8
20
ns min
Data Valid to SCLK Hold Time
t9
6
0.4 tSCLK
ns min
SCLK High Pulse Width (Interface Modes 4 and 5)
t10
6
0.4 tSCLK
ns min
SCLK Low Pulse Width (Interface Modes 4 and 5)
t11
30
ns min
SCLK
↑ to SYNC↑ Hold Time (Noncontinuous SCLK)
30/0.4 tSCLK
ns min/max
(Continuous SCLK) Does Not Apply to Interface Mode 3
t11A
50
ns max
SCLK
↑ to SYNC↑ Hold Time
t12
7
50
ns max
Delay from
SYNC
↑ until DOUT Three-State Enabled
t13
90
ns max
Delay from SCLK
↑ to DIN Being Configured as Output
t14
8
50
ns max
Delay from SCLK
↑ to DIN Being Configured as Input
t15
2.5 tCLKIN
ns max
CAL
↑ to BUSY↑ Delay
t16
2.5 tCLKIN
ns max
CONVST
↓ to BUSY↑ Delay in Calibration Sequence
tCAL
9
41.7
ms typ
Full Self-Calibration Time, Master Clock Dependent
(250026 tCLKIN)
tCAL1
9
37.04
ms typ
Internal DAC Plus System Full-Scale Calibration Time, Master Clock
Dependent (222228 tCLKIN)
tCAL2
9
4.63
ms typ
System Offset Calibration Time, Master Clock Dependent
(27798 tCLKIN)
tDELAY
65
ns max
Delay from CLK to SCLK
NOTES
1Sample tested at 25
°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of V
DD) and timed from a voltage level of 1.6 V. See
Table X and timing diagrams for different interface modes and calibration.
2Mark/space ratio for the master clock input is 40/60 to 60/40.
3For Interface Modes 1, 2, 3, the SCLK maximum frequency will be 10 MHz. For Interface Modes 4 and 5, the SCLK will be an output and the frequency will be f
CLKIN.
4The
CONVST pulse width will only apply for normal operation. When the part is in power-down mode, a different CONVST pulse width will apply (see Power-
Down section).
5Measured with the load circuit of Figure 1 and defined as the time required for the output to cross 0.8 V or 2.4 V.
6For self-clocking mode (Interface Modes 4, 5), the nominal SCLK high and low times will be 0.5 t
SCLK = 0.5 tCLKIN.
7The time t
12 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then
extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that t 12 as quoted in the timing characteristics is the true bus
relinquish time of the part and is independent of the bus loading.
8 The time t
14 is derived form the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then
extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time quoted in the timing characteristics is the true
delay of the part in turning off the output drivers and configuring the DIN line as an input. Once this time has elapsed , the user can drive the DIN line knowing
that a bus conflict will not occur.
9The typical time specified for the calibration times is for a master clock of 6 MHz.
Specifications subject to change without notice.
TIMING SPECIFICATIONS1 (AV
DD = DVDD = 5.0 V
5%; fCLKIN = 6 MHz, TA = TMIN to TMAX, unless otherwise noted.)
相关PDF资料 |
PDF描述 |
|---|---|
| AD9238BSTZRL-20 | IC ADC 12BIT DUAL 20MSPS 64LQFP |
| VI-B3T-MW-F3 | CONVERTER MOD DC/DC 6.5V 100W |
| SP310ECT-L/TR | IC DVR/RCVR RS232 5V SGL 18WSOIC |
| AD9238BCPZRL-20 | IC ADC 12BIT DUAL 20MSPS 64LFCSP |
| VI-B3T-MW-F2 | CONVERTER MOD DC/DC 6.5V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7851KRZ-REEL3 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit 333 kSPS Serial A/D Converter |
| AD7853 | 制造商:AD 制造商全称:Analog Devices 功能描述:3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs |
| AD7853AN | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 24-Pin PDIP 制造商:Analog Devices 功能描述:ADC SGL SAR 200KSPS 12-BIT SERL 24PDIP - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:SELF CAL.SERIAL 12-BIT ADC I.C. - Bulk 制造商:Analog Devices 功能描述:3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs |
| AD7853ANZ | 功能描述:IC ADC 12BIT SRL 200KSPS 24-DIP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率（每秒）:3M 数据接口:- 转换器数目:- 功率耗散（最大）:- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:- |
| AD7853AR | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 12-bit Serial 24-Pin SOIC W 制造商:Rochester Electronics LLC 功能描述:SELF CAL.SERIAL 12-BIT ADC I.C. - Bulk |
发布紧急采购，3分钟左右您将得到回复。