- 您现在的位置：买卖IC网 > PDF目录1985 > AD7949BCPZRL7 (Analog Devices Inc)IC ADC 14BIT 250KSPS 8CH 20LFCSP PDF资料下载
参数资料
| 型号： | AD7949BCPZRL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 15/32页 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT 250KSPS 8CH 20LFCSP |
| 产品培训模块： | Power Line Monitoring |
| 产品变化通告： | Startup Circuitry Design Improvement Change 15/April/2009 |
| 标准包装： | 1,500 |
| 系列： | PulSAR® |
| 位数： | 14 |
| 采样率（每秒）： | 250k |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 15.5mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 20-LFCSP-VQ |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
AD7949
Data Sheet
Rev. D | Page 22 of 32
DIGITAL INTERFACE
The AD7949 uses a simple 4-wire interface and is compatible
with SPI, MICROWIRE, QSPI, digital hosts, and DSPs, for
example, Blackfin ADSP-BF53x, SHARC, ADSP-219x, and
ADSP-218x.
The interface uses the CNV, DIN, SCK, and SDO signals and
allows CNV, which initiates the conversion, to be independent
of the readback timing. This is useful in low jitter sampling or
simultaneous sampling applications.
A 14-bit register, CFG[13:0], is used to configure the ADC for
the channel to be converted, the reference selection, and other
components, which are detailed in the Configuration Register,
CFG, section.
When CNV is low, reading/writing can occur during conversion,
acquisition, and spanning conversion (acquisition plus conver-
sion), as detailed in the following sections. The CFG word is
updated on the first 14 SCK rising edges, and conversion results
are output on the first 13 (or 14 if busy mode is selected) SCK
falling edges. If the CFG readback is enabled, an additional
14 SCK falling edges are required to output the CFG word
associated with the conversion results with the CFG MSB
following the LSB of the conversion result.
A discontinuous SCK is recommended because the part is
selected with CNV low, and SCK activity begins to write a new
configuration word and clock out data.
Note that in the following sections, the timing diagrams indicate
digital activity (SCK, CNV, DIN, SDO) during the conversion.
However, due to the possibility of performance degradation,
digital activity should occur only prior to the safe data reading/
writing time, tDATA, because the AD7949 provides error correc-
tion circuitry that can correct for an incorrect bit during this
time. From tDATA to tCONV, there is no error correction and conver-
sion results may be corrupted. The user should configure the
AD7949 and initiate the busy indicator (if desired) prior to
tDATA. It is also possible to corrupt the sample by having SCK or
DIN transitions near the sampling instant. Therefore, it is
recommended to keep the digital pins quiet for approximately
20 ns before and 10 ns after the rising edge of CNV, using a
discontinuous SCK whenever possible to avoid any potential
performance degradation.
READING/WRITING DURING CONVERSION, FAST
HOSTS
When reading/writing during conversion (n), conversion
results are for the previous (n 1) conversion, and writing the
CFG register is for the next (n + 1) acquisition and conversion.
After the CNV is brought high to initiate conversion, it must be
brought low again to allow reading/writing during conversion.
Reading/writing should only occur up to tDATA and, because this
time is limited, the host must use a fast SCK.
The SCK frequency required is calculated by
DATA
SCK
t
Edges
SCK
Number
f
_
≥
The time between tDATA and tCONV is a safe time when digital
activity should not occur, or sensitive bit decisions may be
corrupted.
READING/WRITING AFTER CONVERSION, ANY
SPEED HOSTS
When reading/writing after conversion, or during acquisition
(n), conversion results are for the previous (n 1) conversion,
and writing is for the (n + 1) acquisition.
For the maximum throughput, the only time restriction is that
the reading/writing take place during the tACQ(minimum) time.
For slow throughputs, the time restriction is dictated by the
throughput required by the user, and the host is free to run at
any speed. Thus for slow hosts, data access must take place
during the acquisition phase.
相关PDF资料 |
PDF描述 |
|---|---|
| AD7951BSTZRL | IC ADC 14BIT 1MSPS 48-LQFP |
| AD7952BCPZ | IC ADC 14BIT DIFF 1MSPS 48LFCSP |
| AD7980ARMZ | ADC 16BIT 1MSPS LP 10-MSOP |
| AD7982BCPZ-RL | IC ADC 18BIT 1MSPS PULSAR 10LFCS |
| AD7983BCPZ-RL7 | IC ADC 16BIT 1.33MSPS 10LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7949SCPZ-EP-R2 | 功能描述:14 Bit Analog to Digital Converter 8 Input 1 SAR 20-LFCSP-WQ (4x4) 制造商:analog devices inc. 系列:PulSAR? 包装:剪切带（CT） 零件状态:有效 位数:14 采样率（每秒）:256k 输入数:8 输入类型:差分，单端 数据接口:SPI，DSP 配置:MUX-ADC 无线电 - S/H:ADC:- A/D 转换器数:1 架构:SAR 参考类型:外部， 内部 电压 - 电源，模拟:2.3 V ~ 5.5 V 电压 - 电源，数字:2.3 V ~ 5.5 V 特性:温度传感器 工作温度:-55°C ~ 125°C 封装/外壳:20-WFQFN 裸露焊盘，CSP 供应商器件封装:20-LFCSP-WQ（4x4） 标准包装:1 |
| AD7949SCPZ-EP-RL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 250ksps 14-bit Serial 20-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:8 CH 250KSPS 14BIT ADC IC - Tape and Reel 制造商:Analog Devices 功能描述:IC ADC 14BIT 8CH 250KSPS 20LFCSP 制造商:Analog Devices 功能描述:Analog to Digital Converters - ADC 14-Bit 8CH 250 kSPS 制造商:Analog Devices 功能描述:CONVERTER - ADC |
| AD795 | 制造商:AD 制造商全称:Analog Devices 功能描述:Low Power, Low Noise Precision FET Op Amp |
| AD795_02 | 制造商:AD 制造商全称:Analog Devices 功能描述:Low Power, Low Noise Precision FET Op Amp |
| AD795_09 | 制造商:AD 制造商全称:Analog Devices 功能描述:Low Power, Low Noise Precision FET Op Amp |
发布紧急采购，3分钟左右您将得到回复。