- 您现在的位置：买卖IC网 > PDF目录10038 > AD9271BSVZRL-40 (Analog Devices Inc)IC ADC OCT 12BIT 40MSPS 100-TQFP PDF资料下载
参数资料
| 型号： | AD9271BSVZRL-40 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 24/60页 |
| 文件大小： | 0K |
| 描述： | IC ADC OCT 12BIT 40MSPS 100-TQFP |
| 标准包装： | 1,000 |
| 位数： | 12 |
| 采样率（每秒）： | 40M |
| 数据接口： | 串行，SPI? |
| 转换器数目： | 8 |
| 功率耗散（最大）： | 1.28W |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-TQFP 裸露焊盘 |
| 供应商设备封装： | 100-TQFP-EP（14x14） |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 8 个单端，单极；8 个差分，单极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
AD9271
Rev. B | Page 30 of
60
06
30
4-
CH1 500mV/DIV
CH2 500mV/DIV
CH3 500mV/DIV
5.0ns/DIV
Digital Outputs and Timing
The AD9271 differential outputs conform to the ANSI-644 LVDS
standard on default power-up. This can be changed to a low power,
reduced signal option similar to the IEEE 1596.3 standard by using
the SDIO pin or via the SPI. This LVDS standard can further
reduce the overall power dissipation of the device by approximately
information.
The LVDS driver current is derived on chip and sets the output
current at each output equal to a nominal 3.5 mA. A 100 Ω differ-
ential termination resistor placed at the LVDS receiver inputs
results in a nominal 350 mV swing at the receiver.
The AD9271 LVDS outputs facilitate interfacing with LVDS
receivers in custom ASICs and FPGAs that have LVDS capability
for superior switching performance in noisy environments.
Single point-to-point net topologies are recommended with a
100 Ω termination resistor placed as close to the receiver as
possible. No far-end receiver termination and poor differential
trace routing may result in timing errors. It is recommended
that the trace length be no longer than 24 inches and that the
differential output traces be kept close together and at equal
lengths. An example of the FCO, DCO, and data stream with
proper trace length and position can be found in Figure 62.
03
4
Figure 62. LVDS Output Timing Example in ANSI-644 Mode (Default)
An example of the LVDS output using the ANSI-644 standard
(default) data eye and a time interval error (TIE) jitter histogram
with trace lengths of less than 24 inches on regular FR-4 material
lengths exceeding 24 inches on regular FR-4 material. Notice
that the TIE jitter histogram reflects the decrease of the data eye
opening as the edge deviates from the ideal position; therefore,
the user must determine if the waveforms meet the timing budget
of the design when the trace lengths exceed 24 inches.
Additional SPI options allow the user to further increase the
internal termination (and therefore increase the current) of all
eight outputs in order to drive longer trace lengths (see Figure 65).
Even though this produces sharper rise and fall times on the
data edges, is less prone to bit errors, and improves frequency
distribution (see Figure 65), the power dissipation of the DRVDD
supply increases when this option is used.
In cases that require increased driver strength to the DCO± and
FCO± outputs because of load mismatch, Register 0x15 allows
the user to double the drive strength. To do this, first set the
appropriate bit in Register 0x05. Note that this feature cannot
be used with Bit 4 and Bit 5 in Register 0x15 because these bits
take precedence over this feature. See the Memory Map section
for more details.
06
30
4-
0
35
600
400
–200
200
–100
100
–400
–600
0
–1.5ns
–0.5ns
–1.0ns
0ns
0.5ns
1.0ns
1.5ns
E
Y
E
DI
AG
RAM
V
O
L
T
AG
E
(V
)
EYE: ALL BITS
ULS: 2398/2398
25
0
5
10
15
20
–200ps
–100ps
0ps
100ps
200ps
TIE
J
ITT
E
R
H
IS
T
OG
R
A
M
(
H
it
s
)
Figure 63. Data Eye for LVDS Outputs in ANSI-644 Mode with Trace Lengths
of Less Than 24 Inches on Standard FR-4
相关PDF资料 |
PDF描述 |
|---|---|
| MS27474E10B99SC | CONN RCPT 7POS JAM NUT W/SCKT |
| AD1671JQ | IC ADC SNGL 12BIT 28-CDIP |
| VI-BNP-IV-F1 | CONVERTER MOD DC/DC 13.8V 150W |
| VE-J60-MW-B1 | CONVERTER MOD DC/DC 5V 100W |
| AD7878LPZ | IC ADC 12BIT W/DSP INT 28-PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9271BSVZRL-50 | 功能描述:IC ADC OCT 12BIT 50MSPS 100-TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:250 系列:- 位数:12 采样率（每秒）:1.8M 数据接口:并联 转换器数目:1 功率耗散（最大）:1.82W 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-LQFP 供应商设备封装:48-LQFP（7x7） 包装:管件 输入数目和类型:2 个单端，单极 |
| AD9271BSVZRL7-25 | 制造商:AD 制造商全称:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and Crosspoint Switch |
| AD9271BSVZRL7-40 | 制造商:AD 制造商全称:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and Crosspoint Switch |
| AD9271BSVZRL7-50 | 制造商:AD 制造商全称:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and Crosspoint Switch |
| AD9272 | 制造商:AD 制造商全称:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and Crosspoint Switch |
发布紧急采购，3分钟左右您将得到回复。