参数资料
型号: AD9512/PCBZ
厂商: Analog Devices Inc
文件页数: 33/48页
文件大小: 0K
描述: BOARD EVAL FOR AD9512
设计资源: AD9512 Eval Brd BOM
AD9511/12 All Layers
AD9511/12 Schematics
AD9511/12 Gerber Files
标准包装: 1
主要目的: 计时,时钟分配
已用 IC / 零件: AD9512
已供物品:
AD9512
Rev. A | Page 39 of 48
REGISTER MAP DESCRIPTION
Table 18 lists the AD9512 control registers by hexadecimal address. A specific bit or range of bits within a register is indicated by angle
brackets. For example, <3> refers to Bit 3, while <5:2> refers to the range of bits from Bit 5 through Bit 2. Table 18 describes the
functionality of the control registers on a bit-by-bit basis. For a more concise (but less descriptive) table, see Table 17.
Table 18. AD9512 Register Descriptions
Reg.
Addr.
(Hex)
Bit(s)
Name
Description
Serial Control Port
Configuration
Any changes to this register takes effect immediately. Register 5Ah<0> Update Registers
does not have to be written.
00
<3:0>
Not Used.
00
<4>
Long Instruction
When this bit is set (1), the instruction phase is 16 bits. When clear (0), the instruction phase
is 8 bits. The default, and only, mode for this part is long instruction (Default = 1b).
00
<5>
Soft Reset
When this bit is set (1), the chip executes a soft reset, restoring default values to the internal
registers, except for this register, 00h. This bit is not self-clearing. A clear (0) has to be written
to it in order to clear it.
00
<6>
LSB First
When this bit is set (1), the input and output data is oriented as LSB first. Additionally, register
addressing increments. If this bit is clear (0), data is oriented as MSB first and register
addressing decrements. (Default = 0b, MSB first.)
00
<7>
SDO Inactive
(Bidirectional
Mode)
When set (1), the SDO pin is tri-state and all read data goes to the SDIO pin. When clear (0),
the SDO is active (unidirectional mode). (Default = 0b).
Not Used
01 to 33 <7:0>
Not Used.
Fine Delay Adjust
34
<0>
Delay Control
OUT4
Delay Block Control Bit.
Bypasses Delay Block and Powers It Down (Default = 1b).
34
<7:1>
Not Used.
35
<2:0>
Ramp Current
OUT4
The slowest ramp (200 μs) sets the longest full scale of approximately 10 ns.
<2>
<1>
<0>
Ramp Current (μs)
0
200
0
1
400
0
1
0
600
0
1
800
1
0
1000
1
0
1
1200
1
0
1400
1
1600
35
<5:3>
Ramp Capacitor
OUT4
Selects the Number of Capacitors in Ramp Generation Circuit.
More Capacitors => Slower Ramp.
<5>
<4>
<3>
Number of Capacitors
0
4 (Default)
0
1
3
0
1
0
3
0
1
2
1
0
3
1
0
1
2
1
0
2
1
35
<7:6>
Not Used.
36
<0>
Not Used.
相关PDF资料
PDF描述
IFSC1008ABER100M01 INDUCTOR POWER 10UH 0.75A SMD
AD9518-1A/PCBZ BOARD EVALUATION FOR AD9518-1A
V150C5C100B CONVERTER MOD DC/DC 5V 100W
AD9522-4/PCBZ BOARD EVAL FOR AD9522-4 CLK GEN
AD9520-0/PCBZ BOARD EVAL AD9520-0
相关代理商/技术参数
参数描述
AD9512UCPZ-EP 功能描述:IC CLOCK DIST 5OUT PLL 48LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS,LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP(7x7) 包装:带卷 (TR)
AD9512UCPZ-EP-R7 功能描述:IC CLOCK DIST 5OUT PLL 48LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS,LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP(7x7) 包装:带卷 (TR)
AD9513 制造商:AD 制造商全称:Analog Devices 功能描述:800 MHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs
AD9513/PCB 制造商:Analog Devices 功能描述:EVAL BD FOR AD9513 ,800 MHZ CLOCK DISTRIBUTION IC, DIVIDERS, - Bulk
AD9513/PCBZ 功能描述:BOARD EVAL FOR AD9513 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PSoC® 主要目的:电源管理,热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板,CD,电源