参数资料
型号: AD9522-1BCPZ-REEL7
厂商: Analog Devices Inc
文件页数: 78/84页
文件大小: 0K
描述: IC CLOCK GEN 2.5GHZ VCO 64LFCSP
标准包装: 750
类型: 时钟发生器,扇出配送
PLL:
输入: CMOS,LVDS,LVPECL
输出: CMOS,LVDS
电路数: 1
比率 - 输入:输出: 2:12,2:24
差分 - 输入:输出: 是/是
频率 - 最大: 2.65GHz
除法器/乘法器: 是/无
电源电压: 3.135 V ~ 3.465 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 64-VFQFN 裸露焊盘,CSP
供应商设备封装: 64-LFCSP-VQ(9x9)
包装: 带卷 (TR)
AD9522-1
Rev. 0 | Page 8 of 84
TIMING CHARACTERISTICS
Table 5.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
LVDS OUTPUT RISE/FALL TIMES
Termination = 100 Ω across differential pair
Output Rise Time, tRP
150
350
ps
20% to 80%, measured differentially
Output Fall Time, tFP
150
350
ps
80% to 20%, measured differentially
PROPAGATION DELAY, tLVDS, CLK-TO-LVDS OUTPUT
For All Divide Values
1866
2313
2812
ps
High frequency clock distribution configuration
1808
2245
2740
ps
Clock distribution configuration
Variation with Temperature
1
ps/°C
OUTPUT SKEW, LVDS OUTPUTS1
Termination = 100 Ω across differential pair
LVDS Outputs That Share the Same Divider
7
60
ps
LVDS Outputs on Different Dividers
19
162
ps
All LVDS Outputs Across Multiple Parts
432
ps
CMOS OUTPUT RISE/FALL TIMES
Termination = open
Output Rise Time, tRC
625
835
ps
20% to 80%; CLOAD = 10 pF
Output Fall Time, tFC
625
800
ps
80% to 20%; CLOAD = 10 pF
PROPAGATION DELAY, tCMOS, CLK-TO-CMOS OUTPUT
Clock distribution configuration
For All Divide Values
1913
2400
2950
ps
Variation with Temperature
2
ps/°C
OUTPUT SKEW, CMOS OUTPUTS1
CMOS Outputs That Share the Same Divider
10
55
ps
All CMOS Outputs on Different Dividers
27
230
ps
All CMOS Outputs Across Multiple Parts
500
ps
OUTPUT SKEW, LVDS-TO-CMOS OUTPUT1
All settings identical; different logic type
Outputs That Share the Same Divider
31
+152
+495
ps
LVDS to CMOS on the same part
Outputs That Are on Different Dividers
193
+160
+495
ps
LVDS to CMOS on the same part
1 The output skew is the difference between any two similar delay paths while operating at the same voltage and temperature.
Timing Diagrams
CLK
tCMOS
tCLK
tLVDS
07
22
0-
06
0
Figure 2. CLK/CLK to Clock Output Timing, DIV = 1
DIFFERENTIAL
LVDS
80%
20%
tRP
tFP
07
22
0-
06
1
Figure 3. LVDS Timing, Differential
SINGLE-ENDED
CMOS
10pF LOAD
80%
20%
tRC
tFC
07
22
0-
06
3
Figure 4. CMOS Timing, Single-Ended, 10 pF Load
相关PDF资料
PDF描述
AD9522-2BCPZ IC CLOCK GEN 2.2GHZ VCO 64LFCSP
AD9522-3BCPZ-REEL7 IC CLOCK GEN 2GHZ VCO 64LFCSP
AD9522-4BCPZ-REEL7 IC CLOCK GEN 1.6GHZ VCO 64LFCSP
AD9522-5BCPZ IC CLOCK GEN 2.4GHZ 64LFCSP
AD9523-1BCPZ-REEL7 IC INTEGER-N CLCK GEN 72LFCSP
相关代理商/技术参数
参数描述
AD9522-2 制造商:AD 制造商全称:Analog Devices 功能描述:12 LVDS/24 CMOS Output Clock Generator with Integrated 2.2 GHz VCO
AD9522-2/PCBZ 功能描述:BOARD EVAL FOR AD9522-2 CLK GEN RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信,线路接口单元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板,电源,线缆,CD 其它名称:82EBV2081
AD9522-2BCPZ 功能描述:IC CLOCK GEN 2.2GHZ VCO 64LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS,LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP(7x7) 包装:带卷 (TR)
AD9522-2BCPZ-REEL7 功能描述:IC CLOCK GEN 2.2GHZ VCO 64LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS,LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP(7x7) 包装:带卷 (TR)
AD9522-3 制造商:AD 制造商全称:Analog Devices 功能描述:12 LVDS/24 CMOS Output Clock Generator with Integrated 2 GHz VCO