- 您现在的位置：买卖IC网 > PDF目录10034 > AD9640ABCPZ-105 (Analog Devices Inc)IC ADC 14BIT 105MSPS 64LFCSP PDF资料下载
参数资料
| 型号： | AD9640ABCPZ-105 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 24/52页 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT 105MSPS 64LFCSP |
| 设计资源： | Interfacing ADL5534 to AD9640 High Speed ADC (CN0049) |
| 标准包装： | 1 |
| 位数： | 14 |
| 采样率（每秒）： | 105M |
| 数据接口： | 串行，SPI? |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 657mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 64-LFCSP-VQ（9x9） |
| 包装： | 托盘 |
| 输入数目和类型： | 4 个单端，单极；2 个差分，单极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页
AD9640
Rev. B | Page 30 of 52
POWER DISSIPATION AND STANDBY MODE
As shown in Figure 63, the power dissipated by the AD9640
is proportional to its sample rate. In CMOS output mode,
the digital power dissipation is determined primarily by the
strength of the digital drivers and the load on each output bit.
The maximum DRVDD current (IDRVDD) can be calculated as
IDRVDD = VDRVDD × CLOAD × fCLK × N
where N is the number of output bits (30 in the case of the AD9640
with the FD bits disabled). This maximum current occurs when
every output bit switches on every clock cycle, that is, a full-
scale square wave at the Nyquist frequency of fCLK/2. In practice,
the DRVDD current is established by the average number of
output bits switching, which is determined by the sample rate
and the characteristics of the analog input signal.
Reducing the capacitive load presented to the output drivers can
minimize digital power consumption. The data in Figure 63 was
taken with the same operating conditions as the Typical
Performance Characteristics, with a 5 pF load on each output
driver.
0
150
125
1.25
0.75
1.0
0
0
654
7-
0
76
ENCODE FREQUENCY (MHz)
T
O
TA
L
P
O
WE
R
(
W
)
S
UP
P
L
Y
C
URRE
N
T
(
A)
0.5
0.25
0.5
0.4
0.3
0.2
0.1
0
25
50
75
100
IAVDD
TOTAL POWER
IDRVDD
IDVDD
Figure 63. AD9640-150 Power and Current vs. Clock Frequency
0
125
1.25
0.75
1.0
0
0
654
7-
0
75
ENCODE FREQUENCY (MHz)
T
O
TA
L
P
O
WE
R
(
W
)
S
UP
P
L
Y
CU
RRE
N
T
(
A)
0.5
0.25
0.5
0.4
0.3
0.2
0.1
0
25
50
75
100
IAVDD
TOTAL POWER
IDVDD
IDRVDD
Figure 64. AD9640-125 Power and Current vs. Clock Frequency
0
1
0
ENCODE FREQUENCY (MHz)
TOT
A
L
P
O
W
E
R
(W
)
0.75
0.25
0.5
25
50
75
100
06
54
7-
0
74
S
UP
P
L
Y
CURR
E
NT
(
A)
0.4
0.3
0.2
0.1
0
IAVDD
TOTAL POWER
IDRVDD
IDVDD
Figure 65. AD9640-105 Power and Current vs. Clock Frequency
08
0.75
0
0
654
7-
0
73
ENCODE FREQUENCY (MHz)
T
O
TA
L
P
O
WE
R
(
W
)
S
UP
P
L
Y
C
URRE
N
T
(
A)
0
0.5
0.25
0.3
0.2
0.1
0
20
40
60
IAVDD
TOTAL POWER
IDRVDD
IDVDD
Figure 66. AD9640-80 Power and Current vs. Clock Frequency
By asserting PDWN (either through the SPI port or by asserting
the PDWN pin high), the AD9640 is placed in power-down
mode. In this state, the ADC typically dissipates 2.5 mW.
During power-down, the output drivers are placed in a high
impedance state. Asserting the PDWN pin low returns the
AD9640 to its normal operational mode. Note that PDWN is
referenced to the digital supplies (DRVDD) and should not
exceed that supply voltage.
Low power dissipation in power-down mode is achieved by
shutting down the reference, reference buffer, biasing networks,
and clock. Internal capacitors are discharged when entering power-
down mode and then must be recharged when returning to normal
operation. As a result, wake-up time is related to the time spent
in power-down mode, and shorter power-down cycles result in
proportionally shorter wake-up times.
When using the SPI port interface, the user can place the ADC
in power-down mode or standby mode. Standby mode allows
the user to keep the internal reference circuitry powered when
faster wake-up times are required. See the Memory Map Register
Description section for more details.
相关PDF资料 |
PDF描述 |
|---|---|
| MS27467E19B11SA | CONN PLUG 11POS STRAIGHT W/SCKT |
| IDT72805LB10PF8 | IC FIFO SYNC DUAL 256X18 128TQFP |
| VI-J4B-MX-S | CONVERTER MOD DC/DC 95V 75W |
| VI-25D-MX-F2 | CONVERTER MOD DC/DC 85V 75W |
| LTC1350IG#TRPBF | IC TXRX 3.3V EIA/TIA-562 28-SSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9640ABCPZ-125 | 功能描述:IC ADC 14BIT 125MSPS 64LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:250 系列:- 位数:12 采样率（每秒）:1.8M 数据接口:并联 转换器数目:1 功率耗散（最大）:1.82W 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-LQFP 供应商设备封装:48-LQFP（7x7） 包装:管件 输入数目和类型:2 个单端，单极 |
| AD9640ABCPZ-150 | 功能描述:模数转换器 - ADC 14Bit 150Msps Dual 1.8V PB Free ADC RoHS:否 制造商:Analog Devices 通道数量: 结构: 转换速率: 分辨率: 输入类型: 信噪比: 接口类型: 工作电源电压: 最大工作温度: 安装风格: 封装 / 箱体: |
| AD9640ABCPZ-80 | 功能描述:IC ADC 14BIT 80MSPS 64LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD9640ABCPZRL7-105 | 功能描述:模数转换器 - ADC 14Bit 105Msps Dual 1.8V PB Free ADC RoHS:否 制造商:Analog Devices 通道数量: 结构: 转换速率: 分辨率: 输入类型: 信噪比: 接口类型: 工作电源电压: 最大工作温度: 安装风格: 封装 / 箱体: |
| AD9640ABCPZRL7-125 | 功能描述:14 Bit Analog to Digital Converter 2 Input 2 Pipelined 64-LFCSP-VQ (9x9) 制造商:analog devices inc. 系列:- 包装:带卷（TR） 零件状态:在售 位数:14 采样率（每秒）:125M 输入数:2 输入类型:差分，单端 数据接口:并联 配置:S/H-ADC 无线电 - S/H:ADC:1:1 A/D 转换器数:2 架构:管线 参考类型:外部， 内部 电压 - 电源，模拟:1.7 V ~ 1.9 V 电压 - 电源，数字:1.7 V ~ 1.9 V 特性:同步采样 工作温度:-40°C ~ 85°C 封装/外壳:64-VFQFN 裸露焊盘，CSP 供应商器件封装:64-LFCSP-VQ（9x9） 标准包装:750 |
发布紧急采购，3分钟左右您将得到回复。