- 您现在的位置：买卖IC网 > PDF目录16426 > AD9880/PCBZ (Analog Devices Inc)KIT EVALUATION AD9880 PDF资料下载
参数资料
| 型号： | AD9880/PCBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 31/64页 |
| 文件大小： | 0K |
| 描述： | KIT EVALUATION AD9880 |
| 标准包装： | 1 |
| 系列： | Advantiv® |
| 主要目的： | 视频，视频处理 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9880 |
| 主要属性： | 模拟和 HDMI/DVI 双路显示器端口 |
| 次要属性： | 自动偏移，色域转换器，RGB 和 YCbCr 输出格式 |
| 已供物品： | 板 |
| 相关产品： | AD9880KSTZ-150-ND - IC INTERFACE/HDMI 150MHZ 100LQFP AD9880KSTZ-100-ND - IC INTERFACE/HDMI 100MHZ 100LQFP |
| 其它名称： | Q5281026 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页当前第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
AD9880
Rev. 0 | Page 37 of 64
2-WIRE SERIAL CONTROL REGISTER DETAIL
CHIP IDENTIFICATION
0x00
7-0
Chip Revision
An 8-bit value that reflects the current chip revision.
PLL DIVIDER CONTROL
0x01
7-0
PLL Divide Ratio MSBs
The eight most significant bits of the 12-bit PLL divide
ratio PLLDIV.
The PLL derives a pixel clock from the incoming
Hsync signal. The pixel clock frequency is then
divided by an integer value, such that the output is
phase-locked to Hsync. This PLLDIV value
determines the number of pixel times (pixels plus
horizontal blanking overhead) per line. This is
typically 20% to 30% more than the number of active
pixels in the display.
The 12-bit value of the PLL divider supports divide
ratios from 221 to 4095. The higher the value loaded
in this register, the higher the resulting clock
frequency with respect to a fixed Hsync frequency.
VESA has established some standard timing
specifications, which assists in determining the value
for PLLDIV as a function of horizontal and vertical
display resolution and frame rate (see Table 8).
However, many computer systems do not conform
precisely to the recommendations, and these numbers
should be used only as a guide. The display system
manufacturer should provide automatic or manual
means for optimizing PLLDIV. An incorrectly set
PLLDIV usually produces one or more vertical noise
bars on the display. The greater the error, the greater
the number of bars produced.
The power-up default value of PLLDIV is 1693
(PLLDIVM = 0x69, PLLDIVL = 0xDx)
The AD9880 updates the full divide ratio only when
the LSBs are changed. Writing to this register by itself
does not trigger an update.
0x02
7-4
PLL Divide Ratio LSBs
The four least significant bits of the 12-bit PLL divide
ratio PLLDIV.
The power-up default value of PLLDIV is 1693
(PLLDIVM = 0x69, PLLDIVL = 0xDx).
CLOCK GENERATOR CONTROL
0x03
7-6
VCO Range Select
Two bits that establish the operating range of the clock
generator. VCORNGE must be set to correspond with
the desired operating frequency (incoming pixel rate).
The PLL gives the best jitter performance at high fre-
quencies. For this reason, to output low pixel rates and
still get good jitter performance, the PLL actually
operates at a higher frequency but then divides down
the clock rate. Table 12 shows the pixel rates for each
VCO range setting. The PLL output divisor is auto-
matically selected with the VCO range setting.
Table 12. VCO Ranges
VCO Range
Pixel Rate Range
00
12 to 30
01
30 to 60
10
60 to 120
11
120 to 150
The power-up default value is 01.
5-3
Charge Pump Current
Three bits that establish the current driving the loop
filter in the clock generator.
Table 13. Charge Pump Currents
Ip2
Ip1
Ip0
Current (μA)
0
50
0
1
100
0
1
0
150
0
1
250
1
0
350
1
0
1
500
1
0
750
1
1500
The power-up default value is current = 001.
2
External Clock Enable
This bit determines the source of the pixel clock.
Table 14. External Clock Select Settings
EXTCLK
Function
0
Internally generated clock.
1
Externally provided clock signal
A Logic 0 enables the internal PLL that generates the
pixel clock from an externally provided Hsync.
A Logic 1 enables the external CKEXT input pin. In
this mode, the PLL divide ratio (PLLDIV) is ignored.
The clock phase adjusts (phase is still functional). The
power-up default value is EXTCLK = 0.
相关PDF资料 |
PDF描述 |
|---|---|
| S01-02-R | SOLDER SLEEVE IMMERS RESIS .650" |
| ILSB1206ER180K | INDUCTOR 18UH 10% 1206 |
| 242489-000 | CWT-3811 |
| VI-J10-EX | CONVERTER MOD DC/DC 5V 75W |
| GEC20DRYH-S734 | CONN EDGECARD 40POS DIP .100 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9880XSTZ-100 | 制造商:Analog Devices 功能描述:IC, ANALOG/HDMI DUAL DISPLAY INTERFACE, PQFP100 |
| AD9882 | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
| AD9882/PCB | 制造商:Analog Devices 功能描述:DUAL INTRFC FOR FLAT PNL DISPLAY 100LQFP - Bulk |
| AD9882A | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
| AD9882A/PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
发布紧急采购，3分钟左右您将得到回复。