- 您现在的位置：买卖IC网 > PDF目录16426 > AD9880/PCBZ (Analog Devices Inc)KIT EVALUATION AD9880 PDF资料下载
参数资料
| 型号： | AD9880/PCBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 35/64页 |
| 文件大小： | 0K |
| 描述： | KIT EVALUATION AD9880 |
| 标准包装： | 1 |
| 系列： | Advantiv® |
| 主要目的： | 视频，视频处理 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9880 |
| 主要属性： | 模拟和 HDMI/DVI 双路显示器端口 |
| 次要属性： | 自动偏移，色域转换器，RGB 和 YCbCr 输出格式 |
| 已供物品： | 板 |
| 相关产品： | AD9880KSTZ-150-ND - IC INTERFACE/HDMI 150MHZ 100LQFP AD9880KSTZ-100-ND - IC INTERFACE/HDMI 100MHZ 100LQFP |
| 其它名称： | Q5281026 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页当前第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
AD9880
Rev. 0 | Page 40 of 64
0x13
7-0
Precoast
This register allows the internally generated Coast
signal to be applied prior to the Vsync signal. This is
necessary in cases where pre-equalization pulses are
present. The step size for this control is one Hsync
period. For Precoast to work correctly, it is necessary
for the Vsync filter (0x21, Bit 5) and sync processing
filter (0x21 Bit 7) both to be either enabled or
disabled. The power-up default is 0.
0x14
7-0
Postcoast
This register allows the internally generated Coast
signal to be applied following the Vsync signal. This is
necessary in cases where post-equalization pulses are
present. The step size for this control is one Hsync
period. For Postcoast to work correctly, it is necessary
for the Vsync filter (0x21, Bit 5) and sync processing
filter (0x21, Bit 7) both to be either enabled or
disabled. The power-up default is 0.
STATUS OF DETECTED SIGNALS
0x15
7
Hsync0 Detection Bit
Indicates if Hsync0 is active. This bit is used to
indicate when activity is detected on the Hsync0 input
pin. If Hsync is held high or low, activity is not
detected. The sync processing block diagram shows
where this function is implemented. 0 = Hsync0 not
active. 1 = Hsync0 is active.
Table 15. Hsync0 Detection Results
Detect
Result
0
No activity detected
1
Activity detected
0x15
6
Hsync1 Detection Bit
Indicates if Hsync1 is active. This bit is used to indi-
cate when activity is detected on the Hsync1 input pin.
If Hsync is held high or low, activity is not detected.
The sync processing block diagram shows where this
function is implemented. 0 = Hsync1 not active.
1 = Hsync1 is active.
Table 16. Hsync1 Detection Result
Detect
Result
0
No activity detected
1
Activity detected
0x15
5
Vsync0 Detection Bit
Indicates if Vsync0 is active. This bit is used to
indicate when activity is detected on the Vsync0 input
pin. If Vsync is held high or low, activity is not
detected. The sync processing block diagram shows
where this function is implemented. 0 = Vsync0 not
active. 1 = Vsync0 is active.
Table 17. Vsync0 Detection Results
Detect
Result
0
No activity detected
1
Activity detected
0x15
4
Vsync1 Detection Bit
Indicates if Vsync1 is active. This bit is used to
indicate when activity is detected on the Vsync1 input
pin. If Vsync is held high or low, activity is not
detected. The sync processing block diagram shows
where this function is implemented. 0 = Vsync1 not
active. 1 = Vsync1 is active.
Table 18. Vsync1 Detection Results
Detect
Result
0
No activity detected
1
Activity detected
0x15
3
SOG0 Detection Bit
Indicates if SOG0 is active. This bit is used to indicate
when activity is detected on the SOG0 input pin. If
SOG is held high or low, activity is not detected. The
sync processing block diagram shows where this
function is implemented. 0 = SOG0 not active.
1 = SOG0 is active.
Table 19. SOG0 Detection Result
Detect
Result
0
No activity detected
1
Activity detected
0x15
2
SOG1 Detection Bit
Indicates if SOG1 is active. This bit is used to indicate
when activity is detected on the SOG1 input pin. If
SOG is held high or low, activity is not detected. The
sync processing block diagram shows where this
function is implemented. 0 = SOG1 not active.
1 = SOG1 is active.
Table 20. SOG1 Detection Results
Detect
Result
0
No activity detected
1
Activity detected
相关PDF资料 |
PDF描述 |
|---|---|
| S01-02-R | SOLDER SLEEVE IMMERS RESIS .650" |
| ILSB1206ER180K | INDUCTOR 18UH 10% 1206 |
| 242489-000 | CWT-3811 |
| VI-J10-EX | CONVERTER MOD DC/DC 5V 75W |
| GEC20DRYH-S734 | CONN EDGECARD 40POS DIP .100 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9880XSTZ-100 | 制造商:Analog Devices 功能描述:IC, ANALOG/HDMI DUAL DISPLAY INTERFACE, PQFP100 |
| AD9882 | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
| AD9882/PCB | 制造商:Analog Devices 功能描述:DUAL INTRFC FOR FLAT PNL DISPLAY 100LQFP - Bulk |
| AD9882A | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
| AD9882A/PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
发布紧急采购，3分钟左右您将得到回复。