- 您现在的位置：买卖IC网 > PDF目录16426 > AD9880/PCBZ (Analog Devices Inc)KIT EVALUATION AD9880 PDF资料下载
参数资料
| 型号： | AD9880/PCBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 52/64页 |
| 文件大小： | 0K |
| 描述： | KIT EVALUATION AD9880 |
| 标准包装： | 1 |
| 系列： | Advantiv® |
| 主要目的： | 视频，视频处理 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9880 |
| 主要属性： | 模拟和 HDMI/DVI 双路显示器端口 |
| 次要属性： | 自动偏移，色域转换器，RGB 和 YCbCr 输出格式 |
| 已供物品： | 板 |
| 相关产品： | AD9880KSTZ-150-ND - IC INTERFACE/HDMI 150MHZ 100LQFP AD9880KSTZ-100-ND - IC INTERFACE/HDMI 100MHZ 100LQFP |
| 其它名称： | Q5281026 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页当前第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
AD9880
Rev. 0 | Page 56 of 64
2-WIRE SERIAL CONTROL PORT
A 2-wire serial interface control interface is provided in the
AD9880. Up to two AD9880 devices can be connected to the
2-wire serial interface, with a unique address for each device.
The 2-wire serial interface comprises a clock (SCL) and a
bidirectional data (SDA) pin. The analog flat panel interface
acts as a slave for receiving and transmitting data over the serial
interface. When the serial interface is not active, the logic levels
on SCL and SDA are pulled high by external pull-up resistors.
Data received or transmitted on the SDA line must be stable for
the duration of the positive-going SCL pulse. Data on SDA must
change only when SCL is low. If SDA changes state while SCL is
high, the serial interface interprets that action as a start or stop
sequence.
There are six components to serial bus operation:
Start signal
Slave address byte
Base register address byte
Data byte to read or write
Stop signal
Acknowledge (Ack)
When the serial interface is inactive (SCL and SDA are high)
communications are initiated by sending a start signal. The start
signal is a high-to-low transition on SDA while SCL is high.
This signal alerts all slaved devices that a data transfer sequence
is coming.
The first eight bits of data transferred after a start signal
comprise a seven bit slave address (the first seven bits) and a
single R/W\ bit (the eighth bit). The R/W\ bit indicates the
direction of data transfer, read from (1) or write to (0) the slave
device. If the transmitted slave address matches the address of
the device (set by the state of the SA0 input pin as shown in
Table 97), the AD9880 acknowledges by bringing SDA low on
the 9th SCL pulse. If the addresses do not match, the AD9880
does not acknowledge.
Table 97. Serial Port Addresses
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
A6 (MSB)
A5
A4
A3
A2
A1
A0
1
0
1
0
Data Transfer via Serial Interface
For each byte of data read or written, the MSB is the first bit of
the sequence.
If the AD9880 does not acknowledge the master device during a
write sequence, the SDA remains high so the master can gener-
ate a stop signal. If the master device does not acknowledge the
AD9880 during a read sequence, the AD9880 interprets this as
end of data. The SDA remains high, so the master can generate
a stop signal.
Writing data to specific control registers of the AD9880 requires
that the 8-bit address of the control register of interest be writ-
ten after the slave address has been established. This control
register address is the base address for subsequent write opera-
tions. The base address auto-increments by one for each byte of
data written after the data byte intended for the base address. If
more bytes are transferred than there are available addresses,
the address does not increment and remains at its maximum
value. Any base address higher than the maximum value does
not produce an acknowledge signal.
Data are read from the control registers of the AD9880 in a
similar manner. Reading requires two data transfer operations:
The base address must be written with the R/W bit of the slave
address byte low to set up a sequential read operation.
Reading (the R/W bit of the slave address byte high) begins at
the previously established base address. The address of the read
register auto-increments after each byte is transferred.
To terminate a read/write sequence to the AD9880, a stop signal
must be sent. A stop signal comprises a low-to-high transition
of SDA while SCL is high.
A repeated start signal occurs when the master device driving
the serial interface generates a start signal without first genera-
ting a stop signal to terminate the current communication. This
is used to change the mode of communication (read, write)
between the slave and master without releasing the serial
interface lines.
相关PDF资料 |
PDF描述 |
|---|---|
| S01-02-R | SOLDER SLEEVE IMMERS RESIS .650" |
| ILSB1206ER180K | INDUCTOR 18UH 10% 1206 |
| 242489-000 | CWT-3811 |
| VI-J10-EX | CONVERTER MOD DC/DC 5V 75W |
| GEC20DRYH-S734 | CONN EDGECARD 40POS DIP .100 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9880XSTZ-100 | 制造商:Analog Devices 功能描述:IC, ANALOG/HDMI DUAL DISPLAY INTERFACE, PQFP100 |
| AD9882 | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
| AD9882/PCB | 制造商:Analog Devices 功能描述:DUAL INTRFC FOR FLAT PNL DISPLAY 100LQFP - Bulk |
| AD9882A | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
| AD9882A/PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
发布紧急采购，3分钟左右您将得到回复。