- 您现在的位置：买卖IC网 > PDF目录11768 > AD9883ABSTZ-RL110 (Analog Devices Inc)IC INTERFACE FLAT 110MHZ 80LQFP PDF资料下载
参数资料
| 型号： | AD9883ABSTZ-RL110 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 13/28页 |
| 文件大小： | 0K |
| 描述： | IC INTERFACE FLAT 110MHZ 80LQFP |
| 标准包装： | 1 |
| 应用： | 显示器，监控器，电视 |
| 接口： | 模拟 |
| 电源电压： | 3 V ~ 3.6 V |
| 封装/外壳： | 80-LQFP |
| 供应商设备封装： | 80-LQFP（14x14） |
| 包装： | 标准包装 |
| 安装类型： | 表面贴装 |
| 其它名称： | AD9883ABSTZ-RL110DKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
REV. B
AD9883A
–20–
0F
4 Coast Input Polarity Override
This register is used to override the internal circuitry that
determines the polarity of the Coast signal going into the PLL.
Table XX. Coast Input Polarity Override Settings
Override Bit
Result
0Determined by Chip
1Determined by User
The default for coast polarity override is 0.
0F
3 Coast Input Polarity
This bit indicates the polarity of the Coast signal that is
applied to the PLL COAST input.
Table XXI. Coast Input Polarity Settings
Coast Polarity
Function
0Active Low
1Active High
Active Low means that the clock generator will ignore
Hsync inputs when Coast is low, and continue operating at
the same nominal frequency until Coast goes high.
Active High means that the clock generator will ignore
Hsync inputs when Coast is high, and continue operating at
the same nominal frequency until Coast goes low.
This function needs to be used along with the Coast
Polarity Override bit (Bit 4).
The power-up default value is 1.
0F
2 Seek Mode Override
This bit is used to either allow or disallow the low power
mode. The low power mode (Seek Mode) occurs when
there are no signals on any of the Sync inputs.
Table XXII. Seek Mode Override Settings
Select
Result
1Allow Seek Mode
0Disallow Seek Mode
The default for this register is 1.
0F
1
PWRDN
This bit is used to put the chip in full power-down. See
Power Management Section for details of which blocks
are powered down.
Table XXIII. Power-Down Settings
Select
Result
0
Power-Down
1Normal Operation
The default for this register is 1.
10
7-3 Sync-on-Green Slicer Threshold
This register allows the comparator threshold of the Sync-
on-Green slicer to be adjusted. This register adjusts it in
steps of 10 mV, with the minimum setting equaling 10 mV
(11111) and the maximum setting equaling 330 mV (00000).
The default setting is 23, which corresponds to a threshold
value of 100 mV; for a threshold of 150 mV, the setting
should be 18.
10
2 Red Clamp Select
This bit determines whether the Red channel is clamped to
ground or to midscale. For RGB video, all three chan-
nels are referenced to ground. For YCbCr (or YUV), the
Y channel is referenced to ground, but the CbCr channels
are referenced to midscale. Clamping to midscale actually
clamps to Pin 37.
Table XXIV. Red Clamp Select Settings
Clamp
Function
0Clamp to Ground
1Clamp to Midscale (Pin 37)
The default setting for this register is 0.
10
1 Green Clamp Select
This bit determines whether the Green channel is clamped
to ground or to midscale.
Table XXV. Green Clamp Select Settings
Clamp
Function
0Clamp to Ground
1Clamp to Midscale (Pin 37)
The default setting for this register is 0.
10
0 Blue Clamp Select
This bit determines whether the Blue channel is clamped
to ground or to midscale.
Table XXVI. Blue Clamp Select Settings
Clamp
Function
0Clamp to Ground
1Clamp to Midscale (Pin 37)
The default setting for this register is 0.
11
7–0 Sync Separator Threshold
This register is used to set the responsiveness of the sync
separator. It sets how many internal 5 MHz clock periods
the sync separator must count to before toggling high or
low. It works like a low-pass filter to ignore Hsync pulses
in order to extract the Vsync signal. This register should
be set to some number greater than the maximum Hsync
pulsewidth. Note that the sync separator threshold uses an
internal dedicated clock with a frequency of approxi-
mately 5 MHz.
The default for this register is 32.
12
7–0 Pre-Coast
This register allows the coast signal to be applied prior to
the Vsync signal. This is necessary in cases where pre-
equalization pulses are present. The step size for this
control is one Hsync period.
The default is 0.
相关PDF资料 |
PDF描述 |
|---|---|
| VI-B42-IW-F1 | CONVERTER MOD DC/DC 15V 100W |
| PIC12C509-04I/P | IC MCU OTP 1KX12 8DIP |
| D38999/24WC4PA | CONN RCPT 4POS JAM NUT W/PINS |
| PIC16LF1507-E/P | IC MCU 8BIT 3.5KB FLASH 20PDIP |
| VI-B41-IX-F4 | CONVERTER MOD DC/DC 12V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9883ABSTZ-RL140 | 功能描述:IC INTERFACE FLAT 140MHZ 80LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 标准包装:3,000 系列:- 应用:PDA，便携式音频/视频，智能电话 接口:I²C，2 线串口 电源电压:1.65 V ~ 3.6 V 封装/外壳:24-WQFN 裸露焊盘 供应商设备封装:24-QFN 裸露焊盘（4x4） 包装:带卷 (TR) 安装类型:表面贴装 产品目录页面:1015 (CN2011-ZH PDF) 其它名称:296-25223-2 |
| AD9883AKST-1 | 制造商:Analog Devices 功能描述: |
| AD9883AKST-110 | 制造商:Analog Devices 功能描述:ADC Triple 110Msps 8-bit Parallel 80-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:110MHZ ANALOG INTERFACE FOR SGA FPD - Bulk 制造商:Analog Devices 功能描述:IC INTERFACE GRAPHIC |
| AD9883AKST-140 | 制造商:Analog Devices 功能描述:ADC Triple 140Msps 8-bit Parallel 80-Pin LQFP 制造商:Analog Devices 功能描述:IC INTERFACE ANALOG |
| AD9883AKSTZ-110 | 功能描述:IC FLAT PANEL INTERFACE 80-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1 |
发布紧急采购，3分钟左右您将得到回复。