- 您现在的位置：买卖IC网 > PDF目录11768 > AD9883ABSTZ-RL110 (Analog Devices Inc)IC INTERFACE FLAT 110MHZ 80LQFP PDF资料下载
参数资料
| 型号： | AD9883ABSTZ-RL110 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 14/28页 |
| 文件大小： | 0K |
| 描述： | IC INTERFACE FLAT 110MHZ 80LQFP |
| 标准包装： | 1 |
| 应用： | 显示器，监控器，电视 |
| 接口： | 模拟 |
| 电源电压： | 3 V ~ 3.6 V |
| 封装/外壳： | 80-LQFP |
| 供应商设备封装： | 80-LQFP（14x14） |
| 包装： | 标准包装 |
| 安装类型： | 表面贴装 |
| 其它名称： | AD9883ABSTZ-RL110DKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
REV. B
AD9883A
–21–
13
7–0 Post-Coast
This register allows the coast signal to be applied follow-
ing the Vsync signal. This is necessary in cases where
post-equalization pulses are present. The step size for this
control is one Hsync period.
The default is 0.
14
7 Hsync Detect
This bit is used to indicate when activity is detected on
the Hsync input pin (Pin 30). If Hsync is held high or
low, activity will not be detected.
Table XXVII. Hsync Detection Results
Detect
Function
0No Activity Detected
1Activity Detected
The sync processing block diagram shows where this
function is implemented.
14
6 AHS – Active Hsync
This bit indicates which Hsync input source is being used
by the PLL (Hsync input or Sync-on-Green). Bits 7 and 1
in this register determine which source is used. If both
Hsync and SOG are detected, the user can determine which
has priority via Bit 3 in register 0EH. The user can override
this function via Bit 4 in register 0EH. If the override bit
is set to Logic 1, then this bit will be forced to whatever
the state of Bit 3 in register 0EH is set to.
Table XXVIII. Active Hsync Results
Bit 7
Bit 1
Bit 4,
(Hsync
(SOG
Reg 0EH
Detect)
(Override)
AHS
00
0
Bit 3 in 0EH
01
0
1
10
0
11
0
Bit 3 in 0EH
XX
1
Bit 3 in 0EH
AHS = 0 means use the Hsync pin input for Hsync.
AHS = 1 means use the SOG pin input for Hsync.
The override bit is in register 0EH, Bit 4.
14
5 Detected Hsync Input Polarity Status
This bit reports the status of the Hsync input polarity
detection circuit. It can be used to determine the polarity
of the Hsync input. The detection circuit’s location is
shown in the Sync Processing Block Diagram (Figure 12).
Table XXIX. Detected Hsync Input Polarity Status
Hsync Polarity Status
Result
0Negative
1
Positive
14
4 Vsync Detect
This bit is used to indicate when activity is detected on
the Vsync input pin (Pin 31). If Vsync is held steady high
or low, activity will not be detected.
Table XXX. Vsync Detection Results
Detect
Function
0No Activity Detected
1Activity Detected
The Sync Processing Block Diagram (Figure 12) shows
where this function is implemented.
14
3 AVS – Active Vsync
This bit indicates which Vsync source is being used: the
Vsync input or output from the sync separator. Bit 4 in this
register determines which is active. If both Vsync and
SOG are detected, the user can determine which has
priority via Bit 0 in register 0EH. The user can override this
function via Bit 1 in register 0EH. If the override bit is set
to Logic 1, this bit will be forced to whatever the state of Bit 0
in register 0EH is set.
Table XXXI. Active Vsync Results
AVS = 0 means Vsync input.
AVS = 1 means Sync separator.
The override bit is in register 0EH, Bit 1.
14
2
Detected Vsync Output Polarity Status
This bit reports the status of the Vsync output polarity
detection circuit. It can be used to determine the polarity
of the Vsync output. The detection circuit’s location is-
shown in the Sync Processing Block Diagram (Figure 12).
Table XXXII. Detected Vsync Output Polarity Status
Vsync Polarity Status
Result
0Active Low
1Active High
14
1
Sync-on-Green Detect
This bit is used to indicate when sync activity is detected
on the Sync-on-Green input pin (Pin 49).
Table XXXIII. Sync-on-Green Detection Results
Detect
Function
0No Activity Detected
1Activity Detected
The Sync Processing Block Diagram (Figure 12) shows
where this function is implemented.
14
0
Detected Coast Polarity Status
This bit reports the status of the Coast input polarity
detection circuit. It can be used to determine the polarity
of the Coast input. The detection circuit’s location is shown
in the Sync Processing Block Diagram (Figure 12).
Bit 4, Reg 14H
Bit 1, Reg 0EH
(Vsync Detect)
(Override)
AVS
10
0
00
1
X1
Bit 0 in 0EH
相关PDF资料 |
PDF描述 |
|---|---|
| VI-B42-IW-F1 | CONVERTER MOD DC/DC 15V 100W |
| PIC12C509-04I/P | IC MCU OTP 1KX12 8DIP |
| D38999/24WC4PA | CONN RCPT 4POS JAM NUT W/PINS |
| PIC16LF1507-E/P | IC MCU 8BIT 3.5KB FLASH 20PDIP |
| VI-B41-IX-F4 | CONVERTER MOD DC/DC 12V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9883ABSTZ-RL140 | 功能描述:IC INTERFACE FLAT 140MHZ 80LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 标准包装:3,000 系列:- 应用:PDA，便携式音频/视频，智能电话 接口:I²C，2 线串口 电源电压:1.65 V ~ 3.6 V 封装/外壳:24-WQFN 裸露焊盘 供应商设备封装:24-QFN 裸露焊盘（4x4） 包装:带卷 (TR) 安装类型:表面贴装 产品目录页面:1015 (CN2011-ZH PDF) 其它名称:296-25223-2 |
| AD9883AKST-1 | 制造商:Analog Devices 功能描述: |
| AD9883AKST-110 | 制造商:Analog Devices 功能描述:ADC Triple 110Msps 8-bit Parallel 80-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:110MHZ ANALOG INTERFACE FOR SGA FPD - Bulk 制造商:Analog Devices 功能描述:IC INTERFACE GRAPHIC |
| AD9883AKST-140 | 制造商:Analog Devices 功能描述:ADC Triple 140Msps 8-bit Parallel 80-Pin LQFP 制造商:Analog Devices 功能描述:IC INTERFACE ANALOG |
| AD9883AKSTZ-110 | 功能描述:IC FLAT PANEL INTERFACE 80-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1 |
发布紧急采购，3分钟左右您将得到回复。