- 您现在的位置：买卖IC网 > PDF目录11768 > AD9883ABSTZ-RL110 (Analog Devices Inc)IC INTERFACE FLAT 110MHZ 80LQFP PDF资料下载
参数资料
| 型号： | AD9883ABSTZ-RL110 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 4/28页 |
| 文件大小： | 0K |
| 描述： | IC INTERFACE FLAT 110MHZ 80LQFP |
| 标准包装： | 1 |
| 应用： | 显示器，监控器，电视 |
| 接口： | 模拟 |
| 电源电压： | 3 V ~ 3.6 V |
| 封装/外壳： | 80-LQFP |
| 供应商设备封装： | 80-LQFP（14x14） |
| 包装： | 标准包装 |
| 安装类型： | 表面贴装 |
| 其它名称： | AD9883ABSTZ-RL110DKR |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
REV. B
AD9883A
–12–
The PLL characteristics are determined by the loop filter design, by
the PLL Charge Pump Current, and by the VCO range setting.
The loop filter design is illustrated in Figure 6. Recommended
settings of VCO range and charge pump current for VESA
standard display modes are listed in Table V.
CP 0.0082 F
0.082 F CZ
2.7k
RZ
FILT
PVD
Figure 6. PLL Loop Filter Detail
Four programmable registers are provided to optimize the per-
formance of the PLL. These registers are:
1. The 12-Bit Divisor Register. The input Hsync frequencies
range from 15 kHz to 110 kHz. The PLL multiplies the
frequency of the Hsync signal, producing pixel clock
frequencies in the range of 12 MHz to 110 MHz. The
Divisor Register controls the exact multiplication factor.
This register may be set to any value between 221 and 4095.
(The divide ratio that is actually used is the programmed
divide ratio plus one.)
2. The 2-Bit VCO Range Register. To improve the noise
performance of the AD9883A, the VCO operating frequency
range is divided into three overlapping regions. The VCO
Range Register sets this operating range. The frequency
ranges for the lowest and highest regions are shown in Table II.
Table II. VCO Frequency Ranges
Pixel Clock Range (MHz)
PV1
PV0
AD9883AKST
AD9883ABST
00
12–32
12–30
01
32–64
30–60
10
64–110
60–120
11
110–140
120–140
3. The 3-Bit Charge Pump Current Register. This register
allows the current that drives the low-pass loop filter to be
varied. The possible current values are listed in Table III.
Table III. Charge Pump Current/Control Bits
Ip2
Ip1
Ip0
Current ( A)
00
0
50
00
1
100
01
0
150
01
1
250
10
0
350
10
1
500
11
0
750
11
1
1500
4. The 5-Bit Phase Adjust Register. The phase of the generated
sampling clock may be shifted to locate an optimum sampling
point within a clock cycle. The Phase Adjust Register provides
32 phase-shift steps of 11.25
° each. The Hsync signal with
an identical phase shift is available through the HSOUT pin.
The COAST pin is used to allow the PLL to continue to run
at the same frequency, in the absence of the incoming Hsync
signal or during disturbances in Hsync (such as equalization
pulses). This may be used during the vertical sync period, or
any other time that the Hsync signal is unavailable. The
polarity of the COAST signal may be set through the Coast
Polarity Register. Also, the polarity of the Hsync signal
may be set through the Hsync Polarity Register. If not
using automatic polarity detection, the Hsync and COAST
Polarity bits should be set to match the respective polarities
of the input signals.
Power Management
The AD9883A uses the activity detect circuits, the active inter-
face bits in the serial bus, the active interface override bits, and
the power-down bit to determine the correct power state. There
are three power states, full-power, seek mode, and power-down.
Table IV summarizes how the AD9883A determines what power
mode to be in and which circuitry is powered on/off in each of
these modes. The power-down command has priority over the
automatic circuitry.
Table IV. Power-Down Mode Descriptions
Inputs
Power-
Sync
Powered On or
Mode
Down
1
Detect
2
Comments
Full-Power
1
Everything
Seek Mode
1
0
Serial Bus, Sync
Activity Detect, SOG,
Band Gap Reference
Power-Down
0
X
Serial Bus, Sync
Activity Detect, SOG,
Band Gap Reference
NOTES
1Power-down is controlled via Bit 1 in serial bus register 0FH.
2Sync detect is determined by OR-ing Bits 7, 4, and 1 in serial bus register 14H.
相关PDF资料 |
PDF描述 |
|---|---|
| VI-B42-IW-F1 | CONVERTER MOD DC/DC 15V 100W |
| PIC12C509-04I/P | IC MCU OTP 1KX12 8DIP |
| D38999/24WC4PA | CONN RCPT 4POS JAM NUT W/PINS |
| PIC16LF1507-E/P | IC MCU 8BIT 3.5KB FLASH 20PDIP |
| VI-B41-IX-F4 | CONVERTER MOD DC/DC 12V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9883ABSTZ-RL140 | 功能描述:IC INTERFACE FLAT 140MHZ 80LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 标准包装:3,000 系列:- 应用:PDA，便携式音频/视频，智能电话 接口:I²C，2 线串口 电源电压:1.65 V ~ 3.6 V 封装/外壳:24-WQFN 裸露焊盘 供应商设备封装:24-QFN 裸露焊盘（4x4） 包装:带卷 (TR) 安装类型:表面贴装 产品目录页面:1015 (CN2011-ZH PDF) 其它名称:296-25223-2 |
| AD9883AKST-1 | 制造商:Analog Devices 功能描述: |
| AD9883AKST-110 | 制造商:Analog Devices 功能描述:ADC Triple 110Msps 8-bit Parallel 80-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:110MHZ ANALOG INTERFACE FOR SGA FPD - Bulk 制造商:Analog Devices 功能描述:IC INTERFACE GRAPHIC |
| AD9883AKST-140 | 制造商:Analog Devices 功能描述:ADC Triple 140Msps 8-bit Parallel 80-Pin LQFP 制造商:Analog Devices 功能描述:IC INTERFACE ANALOG |
| AD9883AKSTZ-110 | 功能描述:IC FLAT PANEL INTERFACE 80-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1 |
发布紧急采购，3分钟左右您将得到回复。