- 您现在的位置：买卖IC网 > PDF目录375260 > ADMC300BST (ANALOG DEVICES INC) High Performance DSP-Based Motor Controller PDF资料下载
参数资料
| 型号： | ADMC300BST |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | 数字信号处理 |
| 英文描述： | High Performance DSP-Based Motor Controller |
| 中文描述： | 0-BIT, 12.5 MHz, OTHER DSP, PQFP80 |
| 封装： | PLASTIC, TQFP-80 |
| 文件页数： | 20/42页 |
| 文件大小： | 297K |
| 代理商： | ADMC300BST |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页
ADMC300
–20–
REV. B
d
AL
=
T
AL
T
S
=
PWMTM
–
PWMCHA
–
PWMDT
PWMTM
The minimum permissible
T
AH
and
T
AL
values are zero, corre-
sponding to a 0% duty cycle. In a similar fashion, the maximum
value is T
S
, corresponding to a 100% duty cycle.
The output signals from the timing unit for operation in double
update mode are shown in Figure 13. This illustrates a com-
pletely general case where the switching frequency, dead time
and duty cycle are all changed in the second half of the PWM
period. Of course, the same value for any or all of these quanti-
ties could be used in both halves of the PWM cycle. However, it
can be seen that there is no guarantee that symmetrical PWM
signals will be produced by the timing unit in double update
mode. Additionally, it is seen that the dead time is inserted into
the PWM signals in the same way as in the single update mode.
PWMCHA
2
2
PWMDT
1
2
PWMDT
2
PWMSYNCWT
2
+ 1
PWMCHA
1
PWMTM
1
PWMTM
2
PWMSYNCWT
1
+ 1
AH
AL
PWMSYNC
SYSSTAT (3)
Figure 13. Typical PWM Outputs of Three-Phase Timing
Unit in Double Update Mode (Active LO Waveforms)
In general the on-times of the PWM signals in double update
mode can be defined as:
T
AH
=
(
PWMCHA
1
+
PWMCHA
2
–
PWMDT
1
–
PWMDT
2
)
×
t
CK
T
AL
=
(
PWMTM
1
+
PWMTM
2
–
PWMCHA
1
–
PWMCHA
2
–
PWMDT
1
–
PWMDT
2
)
×
t
CK
where the subscript 1 refers to the value of that register during
the first half cycle and the subscript 2 refers to the value during
the second half cycle. The corresponding duty cycles are:
d
T
T
PWMCHA
PWMCHA
PWMDT
PWMDT
PWMTM
PWMTM
AH
AH
S
=
=
+
(
+
(
–
–
)
)
1
2
1
2
1
2
since for the completely general case in double update mode, the
switching period is given by:
d
T
T
PWMTM
PWMTM
PWMCHA
PWMCHA
PWMDT
PWMDT
PWMTM
PWMTM
AL
AL
S
=
=
+
+
(
–
–
–
–
)
(
)
1
2
1
2
1
2
1
2
T
S
=
(
PWMTM
1
+
PWMTM
2
)
×
t
CK
Again, the values of T
AH
and T
AL
are constrained to lie between
zero and T
S
.
PWM signals similar to those illustrated in Figure 12 and Figure
13 can be produced on the BH, BL, CH and CL outputs by
programming the PWMCHB and PWMCHC registers in a
manner identical to that described for PWMCHA.
The PWM controller does not produce any PWM outputs until
all of the PWMTM, PWMCHA, PWMCHB and PWMCHC
registers have been written to at least once. Once these registers
have been written, internal counting of the timers in the
three-phase timing unit is enabled. Writing to the PWMTM
register starts the internal timing of the main PWM timer. Pro-
vided the PWMTM register is written prior to the PWMCHA,
PWMCHB and PWMCHC registers in the initialization,
the first PWMSYNC pulse and interrupt (if enabled) appear
1.5
×
t
CK
×
PWMTM seconds after the initial write to the
PWMTM register in single update mode. In double update
mode, the first PWMSYNC pulse appears after PWMTM
×
t
CK
seconds.
Effective PWM Resolution
In single update mode, the same value of PWMCHA, PWMCHB
and PWMCHC is used to define the on-times in both half
cycles of the PWM period. As a result the effective resolution
of the PWM generation process is 2t
CK
(or 80 ns for a 25 MHz
CLKOUT), since incrementing one of the duty cycle registers
by one changes the resultant on-time of the associated PWM
signals by t
CK
in each half period (or 2t
CK
for the full period).
In double update mode, improved resolution is possible since
different values of the duty cycle registers are used to define the
on-times in both the first and second halves of the PWM pe-
riod. As a result, it is possible to adjust the on-time over the
whole period in increments of t
CK
. This corresponds to an
effective PWM resolution of t
CK
in double update mode (or
40 ns for a 25 MHz CLKOUT).
The achievable PWM switching frequency at a given PWM
resolution is tabulated in Table V.
Table V. Achievable PWM Resolution in Single and Double
Update Modes
Single Update Mode
PWM Frequency
(kHz)
Double Update Mode
PWM Frequency
(kHz)
Resolution
(Bits)
8
9
10
11
12
48.8
24.4
12.2
6.1
3.05
97.6
48.8
24.4
12.2
6.1
Minimum Pulsewidth, PWMPD Register
In many power converter switching applications, it is desirable
to eliminate PWM switching signals below a certain width. It
takes a certain finite time to both turn on and turn off modern
power semiconductor devices. Therefore, if the width of any of
the PWM signals goes below some minimum value, it may be
desirable to completely eliminate the PWM switching for that
particular cycle.
The allowable minimum on-time for any of the six PWM out-
puts over half a PWM period that can be produced by the
PWM controller may be programmed using the PWMPD regis-
ter. The minimum on-time is programmed in increments of t
CK
so that the minimum on-time that will be produced over any
half PWM period, T
MIN
, is related to the value in the PWMPD
register by:
T
MIN
=
PWMPD
×
t
CK
so that a
PWMPD
value of 0x002 defines a permissible mini-
mum on-time of 80 ns for a 25 MHz CLKOUT.
相关PDF资料 |
PDF描述 |
|---|---|
| ADMC300-ADVEVALKIT | Circular Connector; No. of Contacts:13; Series:MS27497; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:10; Circular Contact Gender:Socket; Circular Shell Style:Wall Mount Receptacle RoHS Compliant: No |
| ADMC328TN | 28-Lead ROM-Based DSP Motor Controller with Current Sense |
| ADMC328TR | 28-Lead ROM-Based DSP Motor Controller with Current Sense |
| ADMC328YN | 28-Lead ROM-Based DSP Motor Controller with Current Sense |
| ADMC328YR | 28-Lead ROM-Based DSP Motor Controller with Current Sense |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADMC300BSTZ | 制造商:Analog Devices 功能描述:DSP Motor Controller 80-Pin TQFP |
| ADMC300-PB | 制造商:AD 制造商全称:Analog Devices 功能描述:High Performance DSP-Based Motor Controller |
| ADMC326 | 制造商:AD 制造商全称:Analog Devices 功能描述:28-Lead ROM-Based DSP Motor Controller |
| ADMC326TN | 制造商:AD 制造商全称:Analog Devices 功能描述:28-Lead ROM-Based DSP Motor Controller |
| ADMC326TN-XXX-YY | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MOTOR CONTROLLER |
发布紧急采购，3分钟左右您将得到回复。