- 您现在的位置：买卖IC网 > PDF目录9659 > ADN2812ACPZ-RL (Analog Devices Inc)IC CLOCK/DATA RECOVERY 32LFCSP PDF资料下载
参数资料
| 型号： | ADN2812ACPZ-RL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 8/28页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK/DATA RECOVERY 32LFCSP |
| 标准包装： | 5,000 |
| 类型： | 时钟和数据恢复（CDR），多路复用器 |
| PLL： | 是 |
| 主要目的： | SONET/SDH |
| 输入： | CML |
| 输出： | CML |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:2 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 2.7GHz |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 32-LFCSP-VQ（5x5） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
ADN2812
Data Sheet
Rev. E | Page 16 of 28
FUNCTIONAL DESCRIPTION
FREQUENCY ACQUISITION
The ADN2812 acquires frequency from the data over a range of
data frequencies from 12.3 Mb/s to 2.7 Gb/s. The lock detector
circuit compares the frequency of the VCO and the frequency
of the incoming data. When these frequencies differ by more
than 1000 ppm, LOL is asserted. This initiates a frequency
acquisition cycle. The VCO frequency is reset to the bottom
of its range, which is 12.3 MHz. The frequency detector then
compares this VCO frequency and the incoming data frequency
and increments the VCO frequency, if necessary. Initially, the
VCO frequency is incremented in large steps to aid fast acquisi-
tion. As the VCO frequency approaches the data frequency, the
step size is reduced until the VCO frequency is within 250 ppm
of the data frequency, at which point LOL is deasserted.
Once LOL is deasserted, the frequency-locked loop is turned
off. The PLL/DLL pulls in the VCO frequency the rest of the
way until the VCO frequency equals the data frequency.
The frequency loop requires a single external capacitor between
CF2 and CF1 (Pin 14 and Pin 15). A 0.47 F ± 20%, X7R ceramic
chip capacitor with <10 nA leakage current is recommended.
Leakage current of the capacitor can be calculated by dividing
the maximum voltage across the 0.47 F capacitor, ~3 V, by the
insulation resistance of the capacitor. The insulation resistance
of the 0.47 F capacitor should be greater than 300 M.
LIMITING AMPLIFIER
The limiting amplifier has differential inputs (PIN/NIN), which
are internally terminated with 50 to an on-chip voltage reference
(VREF = 2.5 V typically). The inputs are typically accoupled
externally, although dc coupling is possible as long as the input
common-mode voltage remains above 2.5 V (see Figure 28,
Figure 29, and Figure 30). Input offset is factory trimmed to
achieve better than 6 mV typical sensitivity with minimal drift.
The limiting amplifier can be driven differentially or single-
ended.
SLICE ADJUST
The quantizer slicing level can be offset by ±100 mV to mitigate
the effect of amplified spontaneous emission (ASE) noise or
duty cycle distortion by applying a differential voltage input of
up to ±0.95 V to the SLICEP/SLICEN inputs. If no adjustment
of the slice level is needed, SLICEP/SLICEN should be tied to
VEE. The gain of the slice adjustment is ~0.1 V/V.
LOS DETECTOR
The receiver front-end LOS detector circuit detects when the
input signal level has fallen below a user-adjustable threshold.
The threshold is set with a single external resistor from Pin 9
(THRADJ) to VEE. The LOS comparator trip point-vs.-resistor
value is illustrated in Figure 5. If the input level to the ADN2812
drops below the programmed LOS threshold, the output of the
LOS detector, LOS (Pin 22), is asserted to a Logic 1. The LOS
detector’s response time is ~500 ns by design but is dominated
by the RC time constant in ac-coupled applications. The LOS
pin defaults to active high. However, by setting Bit CTRLC[2]
to 1, the LOS pin is configured as active low.
Typically, 6 dB of electrical hysteresis is designed into the LOS
detector to prevent chatter on the LOS pin. This means that if
the input level drops below the programmed LOS threshold
causing the LOS pin to assert, the LOS pin is not deasserted
until the input level increases to 6 dB (2×) above the LOS
threshold (see Figure 19).
04228-
019
HYSTERESIS
LOS OUTPUT
INPUT LEVEL
LOS THRESHOLD
t
INP
UT
V
O
LT
A
G
E
(V
DI
F
)
Figure 19. LOS Detector Hysteresis
The LOS detector and the SLICE level adjust can be used simul-
taneously on the ADN2812. This means that any offset added to
the input signal by the SLICE adjust pins does not affect the
LOS detector’s measurement of the absolute input level.
LOCK DETECTOR OPERATION
The lock detector on the ADN2812 has three modes of operation:
normal mode, REFCLK mode, and static LOL mode.
Normal Mode
In normal mode, the ADN2812 is a continuous rate CDR that
locks onto any data rate from 12.3 Mb/s to 2.7 Gb/s without the
use of a reference clock as an acquisition aid. In this mode, the
lock detector monitors the frequency difference between the
VCO and the input data frequency and deasserts the loss of
lock signal appearing on LOL (Pin 16) when the VCO is within
250 ppm of the data frequency. This enables the D/PLL, which
pulls the VCO frequency in the remaining amount and also
acquires phase lock. Once locked, if the input frequency error
exceeds 1000 ppm (0.1%), the loss of lock signal is reasserted
and control returns to the frequency loop, which begins a new
frequency acquisition starting at the lowest point in the VCO
operating range, 12.3 MHz. The LOL pin remains asserted until
the VCO locks onto a valid input data stream to within 250 ppm
frequency error. This hysteresis is shown in Figure 20.
相关PDF资料 |
PDF描述 |
|---|---|
| ADN2819ACPZ-CML-RL | IC CLOCK/DATA RECOVERY 48LFCSP |
| MS27484T24B35SC | CONN PLUG 128POS STRAIGHT W/SCKT |
| MS27484T24B35SB | CONN PLUG 128POS STRAIGHT W/SCKT |
| MS27473E24B35SB | CONN PLUG 128POS STRAIGHT W/SCKT |
| ADN2818ACPZ-RL7 | IC CLOCK/DATA RECOVERY 32-LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADN2812ACPZ-RL7 | 功能描述:IC CLOCK/DATA RECOVERY 32LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:28 系列:- 类型:时钟/频率发生器 PLL:是 主要目的:Intel CPU 服务器 输入:时钟 输出:LVCMOS 电路数:1 比率 - 输入:输出:3:22 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-TFSOP （0.240"，6.10mm 宽） 供应商设备封装:64-TSSOP 包装:管件 |
| ADN2813 | 制造商:AD 制造商全称:Analog Devices 功能描述:Continuous Rate 10 Mb/s to 1.25 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp |
| ADN2813ACPZ | 功能描述:IC CLK/DATA REC 1.25GBPS 48LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1 系列:- 类型:时钟/频率发生器，多路复用器 PLL:是 主要目的:存储器，RDRAM 输入:晶体 输出:LVCMOS 电路数:1 比率 - 输入:输出:1:2 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:Digi-Reel® 其它名称:296-6719-6 |
| ADN2813ACPZ-500RL7 | 功能描述:IC CLK/DATA REC 1.25GBPS 32LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:28 系列:- 类型:时钟/频率发生器 PLL:是 主要目的:Intel CPU 服务器 输入:时钟 输出:LVCMOS 电路数:1 比率 - 输入:输出:3:22 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-TFSOP （0.240"，6.10mm 宽） 供应商设备封装:64-TSSOP 包装:管件 |
| ADN2813ACPZ-RL7 | 功能描述:IC CLK/DATA REC 1.25GBPS 32LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1 系列:- 类型:时钟/频率发生器，多路复用器 PLL:是 主要目的:存储器，RDRAM 输入:晶体 输出:LVCMOS 电路数:1 比率 - 输入:输出:1:2 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:Digi-Reel® 其它名称:296-6719-6 |
发布紧急采购，3分钟左右您将得到回复。