参数资料
型号: ADN2850BCPZ250
厂商: Analog Devices Inc
文件页数: 28/28页
文件大小: 0K
描述: IC DGTL RHEO DL 1024POS 16LFCSP
产品变化通告: Metal Edit Change 03/Feb/2012
标准包装: 1
接片: 1024
电阻(欧姆): 250k
电路数: 2
温度系数: 标准值 35 ppm/°C
存储器类型: 非易失
接口: 4 线 SPI(芯片选择)
电源电压: 3 V ~ 5.5 V,±2.25 V ~ 2.75 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 16-VQFN 裸露焊盘,CSP
供应商设备封装: 16-LFCSP
包装: 托盘
Data Sheet
ADN2850
Rev. E | Page 9 of 28
PIN 1
INDICATOR
1
SDO
2
GND
3
VSS
4
V1
11 WP
12 PR
10 VDD
9V2
5
W
1
6
B
1
7
B
2
8
W
2
1
5
C
L
K
1
6
S
D
I
1
4
R
D
Y
1
3
C
S
ADN2850
NOTES
1. THE EXPOSED PAD IS LEFT FLOATING
OR IS TIED TO VSS.
TOP VIEW
(Not to Scale)
(EXPOSED
PAD)
026
60-
105
Figure 5. Pin Configuration
Table 5. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
SDO
Serial Data Output. Serves readback and daisy-chain functions. Command 9 and Command 10 activate the SDO
output for the readback function, delayed by 24 or 25 clock pulses, depending on the clock polarity before and
after the data-word (see Figure 2 and Figure 3). In other commands, the SDO shifts out the previously loaded SDI
bit pattern, delayed by 24 or 25 clock pulses depending on the clock polarity (see Figure 2 and Figure 3). This
previously shifted out SDI can be used for daisy-chaining multiple devices. Whenever SDO is used, a pull-up
resistor in the range of 1 kΩ to 10 kΩ is needed.
2
GND
Ground Pin, Logic Ground Reference.
3
VSS
Negative Supply. Connect to 0 V for single-supply applications. If VSS is used in dual supply, it must be able to sink
2 mA for 15 ms when storing data to EEMEM.
4
V1
Log Output Voltage 1. Generates voltage from an internal diode configured transistor.
5
W1
Wiper terminal of RDAC1. ADDR (RDAC1) = 0x0.
6
B1
Terminal B of RDAC1.
7
B2
Terminal B of RDAC2.
8
W2
Wiper terminal of RDAC2. ADDR (RDAC2) = 0x1.
9
V2
Log Output Voltage 2. Generates voltage from an internal diode configured transistor.
10
VDD
Positive Power Supply.
11
A
WPE
Optional Write Protect. When active low,
A
WPE
A
prevents any changes to the present contents, except
A
PRE
A
strobe.
CMD_1 and COMD_8 refresh the RDAC register from EEMEM. Tie
A
WPE
A
to VDD, if not used.
12
A
PRE
Optional Hardware Override Preset. Refreshes the scratchpad register with current contents of the EEMEM
register. Factory default loads midscale until EEMEM is loaded with a new value by the user.
A
PRE
A
is activated
at the logic high transition. Tie
A
PRE
A
to VDD, if not used.
13
A
CSE
Serial Register Chip Select Active Low. Serial register operation takes place when
A
CSE
A
returns to logic high.
14
RDY
Ready. Active high open-drain output. Identifies completion of Instruction 2, Instruction 3, Instruction 8,
Instruction 9, Instruction 10, and
A
PRE
A
.
15
CLK
Serial Input Register Clock. Shifts in one bit at a time on positive clock edges.
16
SDI
Serial Data Input. Shifts in one bit at a time on positive clock CLK edges. MSB loads first.
EP
Exposed Pad. The exposed pad is left floating or is tied to VSS.
相关PDF资料
PDF描述
VE-B3J-MY-F4 CONVERTER MOD DC/DC 36V 50W
AD5232BRU10 IC DGTL POT 256POS 10K 16TSSOP
VI-2NW-MX-B1 CONVERTER MOD DC/DC 5.5V 75W
VE-B3J-MY-F3 CONVERTER MOD DC/DC 36V 50W
AD8403ARZ50 IC DCP QUAD 50K 24-SOIC
相关代理商/技术参数
参数描述
ADN2850BCPZ250-RL7 功能描述:IC DGTL RHEO DL 25K 9BIT16LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,000 系列:DPP 接片:32 电阻(欧姆):10k 电路数:1 温度系数:标准值 300 ppm/°C 存储器类型:非易失 接口:3 线串行(芯片选择,递增,增/减) 电源电压:2.5 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WFDFN 裸露焊盘 供应商设备封装:8-TDFN(2x3) 包装:带卷 (TR)
ADN2850BCPZ25-RL7 功能描述:IC DGTL RHEO DL 25K 9BIT16LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,000 系列:DPP 接片:32 电阻(欧姆):10k 电路数:1 温度系数:标准值 300 ppm/°C 存储器类型:非易失 接口:3 线串行(芯片选择,递增,增/减) 电源电压:2.5 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WFDFN 裸露焊盘 供应商设备封装:8-TDFN(2x3) 包装:带卷 (TR)
ADN2850BRU25 制造商:Analog Devices 功能描述:
adn2850bru25-rl7 制造商:Analog Devices 功能描述:
ADN2850BRUZ25 制造商:Analog Devices 功能描述:DUAL 9-BIT SPI DIG. POT - Rail/Tube 制造商:Analog Devices 功能描述:Dual 10-B Progable Non-Volatile Resistor