- 您现在的位置：买卖IC网 > PDF目录1776 > ADP1850ACPZ-R7 (Analog Devices Inc)IC REG CTRLR BUCK PWM CM 32LFCSP PDF资料下载
参数资料
| 型号： | ADP1850ACPZ-R7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 25/32页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM CM 32LFCSP |
| 标准包装： | 1 |
| PWM 型： | 电流模式 |
| 输出数： | 2 |
| 频率 - 最大： | 1.725MHz |
| 占空比： | 90% |
| 电源电压： | 2.75 V ~ 20 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | -40°C ~ 125°C |
| 封装/外壳： | 32-WFQFN 裸露焊盘，CSP |
| 包装： | 标准包装 |
| 其它名称： | ADP1850ACPZ-R7DKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页
Data Sheet
PCB LAYOUT GUIDELINES
In any switching converter, there are some circuit paths that
V IN
ADP1850
carry high dI/dt, which can create spikes and noise. Some
circuit paths are sensitive to noise, while other circuits carry
high dc current and can produce significant IR voltage drops.
The key to proper PCB layout of a switching converter is to
ADP1850
DH1 23
SW1 24
M1
L1
V OUT1
identify these critical paths and arrange the components and
the copper area accordingly. When designing PCB layouts,
DL1 21
M2
CIN1
COUT1
be sure to keep high current loops small. In addition, keep
compensation and feedback components away from the switch
nodes and their associated components.
PGND1 22
KELVIN
CONNECTIONS
PGND2 19
AGND
PLANE
PGND
PLANE
The following is a list of recommended layout practices for the
synchronous buck controller, arranged by decreasing order of
importance.
MOSFETS, INPUT BULK CAPACITOR, AND BYPASS
DL2 20
SW2 17
DH2 18
M4
M3
CIN2
L2
COUT2
V OUT2
CAPACITOR
The current waveform in the top and bottom FETs is a pulse
with very high dI/dt; therefore, the path to, through, and from
each individual FET should be as short as possible, and the two
paths should be commoned as much as possible. In designs that
use a pair of D-Pak, or a pair of SO-8 FETs, on one side of the
PCB, it is best to counter-rotate the two so that the switch node
is on one side of the pair. This allows the high-side FET’s drain
to be bypassed to the low-side FET’s source with a suitable
ceramic bypass capacitor placed as close as possible to the FETs.
Close proximity of the bypass capacitor minimizes the
inductance around the loop through the FETs and capacitor.
The recommended bypass ceramic capacitor values range from
1 μF to 22 μF, depending on the output current. The ceramic
bypass capacitor is usually connected to a larger value bulk filter
capacitor and should be grounded to the PGNDx plane.
HIGH CURRENT AND CURRENT SENSE PATHS
Part of the ADP1850 architecture is sensing the current across
the low-side FET between the SWx and PGNDx pins. The
switching GND currents of one channel creates noise and
can be picked up by the other channel. It is essential to have
Kelvin sensing connection between SWx and the drain of the
respective low-side MOSFET, and between PGNDx and the
source of the respective low-side MOSFET, as illustrated in
FETs to achieve accurate current sensing. Figure 43 illustrates
the proper connection technique for the SW1/SW2, PGND1/
PGND2, and PGND plane.
V IN
Figure 43. Grounding Technique for Two Channels
SIGNAL PATHS
The negative terminals of VIN bypass, compensation
components, soft start capacitor, and the bottom end of the
output feedback divider resistors should be tied to a small
AGND plane. These connections should attach from their
respective pins to the AGND plane and should be as short as
possible. No high current or high dI/dt signals should be
connected to this AGND plane. The AGND area should be
connected through one wide trace to the negative terminal of
the output filter capacitors.
PGND PLANE
The PGNDx pin handles a high dI/dt gate drive current returning
from the source of the low side MOSFET. The voltage at this pin
also establishes the 0 V reference for the overcurrent limit
protection function and the ILIMx pin. A PGND plane should
connect the PGNDx pin and the VDL bypass capacitor, 1 μF,
through a wide and direct path to the source of the low side
MOSFET. The placement of CIN is critical for controlling
ground bounce. The negative terminal of CIN must be placed
very close to the source of the low-side MOSFET.
FEEDBACK AND CURRENT - LIMIT SENSE PATHS
Avoid long traces or large copper areas at the FBx and ILIMx
pins, which are low-level signal inputs that are sensitive to
capacitive and inductive noise pickup. It is best to position
any series resistors and capacitors as close as possible to these
pins. Avoid running these traces close and/or parallel to high
dI/dt traces.
Rev. A | Page 25 of 32
相关PDF资料 |
PDF描述 |
|---|---|
| ADP1864AUJZ-R7 | IC REG CTRLR BUCK PWM TSOT23-6 |
| ADP1871ACPZ-0.6-R7 | IC REG CTRLR BUCK PWM CM 10LFCSP |
| ADP1873ARMZ-0.3-R7 | IC REG CTRLR BUCK PWM CM 10-MSOP |
| ADP1875ARQZ-0.3-R7 | IC REG CTRLR BUCK PWM CM 16-QSOP |
| ADP1876ACPZ-R7 | IC REG CTRLR BUCK PWM CM 32LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADP1850DP-EVALZ | 功能描述:EVAL BOARD FOR ADP1850DP RoHS:是 类别:编程器，开发系统 >> 评估板 - DC/DC 与 AC/DC（离线）SMPS 系列:- 标准包装:1 系列:- 主要目的:DC/DC，步降 输出及类型:1，非隔离 功率 - 输出:- 输出电压:3.3V 电流 - 输出:3A 输入电压:4.5 V ~ 28 V 稳压器拓扑结构:降压 频率 - 开关:250kHz 板类型:完全填充 已供物品:板 已用 IC / 零件:L7981 其它名称:497-12113STEVAL-ISA094V1-ND |
| ADP1850SP-EVALZ | 功能描述:EVAL BOARD FOR ADP1850SP RoHS:是 类别:编程器，开发系统 >> 评估板 - DC/DC 与 AC/DC（离线）SMPS 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:True Shutdown™ 主要目的:DC/DC，步升 输出及类型:1，非隔离 功率 - 输出:- 输出电压:- 电流 - 输出:1A 输入电压:2.5 V ~ 5.5 V 稳压器拓扑结构:升压 频率 - 开关:3MHz 板类型:完全填充 已供物品:板 已用 IC / 零件:MAX8969 |
| ADP1851ACPZ-R7 | 功能描述:电流型 PWM 控制器 w-range input Synch StepDown DC/DC Cntr RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
| ADP1851-EVALZ | 功能描述:电源管理IC开发工具 Evaluation Board 1.8V 25A Output RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
| ADP1853 | 制造商:AD 制造商全称:Analog Devices 功能描述:Synchronous, Step-Down DC-to-DC Controller |
发布紧急采购，3分钟左右您将得到回复。